repositories Search Results · repo:Abdelrahman1810/SPI_Slave_with_Single_Port_RAM language:Verilog

Filter by

• • Code... (...)results
  • Issues

    results
  • Pull requests

    results
  • Discussions

    results
  • Commits

    results
  • Packages

    results
  • Wikis

    results

• Advanced

  • Owner
  • Size
  • Number of followers
  • Number of forks
  • Number of stars
  • Date created
  • Date pushed
  • Topic
  • License
  • Archived
  • Public
  • Private
• Advanced search

Code... (...)

0 files

 (74 ms)

0 files

inAbdelrahman1810/SPI_Slave_with_Single_Port_RAM (press backspace or delete to remove)

Sort by: Best match

Filter

Abdelrahman1810/SPI_Slave_with_Single_Port_RAM

This project implements a SPI (Serial Peripheral Interface) slave module with a single port RAM block. The SPI slave module receives data…

rtl

verilog

finite-state-machine

synthesis

vivado

• Verilog
·
• 6
·
• Updated
  on Aug 4, 2024

Star

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects

ProTip! 

Press the

/

key to activate the search input again and adjust your query.

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects

ProTip! 

Press the

/

key to activate the search input again and adjust your query.