-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathfuse.log
20 lines (20 loc) · 1.01 KB
/
fuse.log
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o F:/final/finall/ALU_tb_isim_beh.exe -prj F:/final/finall/ALU_tb_beh.prj work.ALU_tb work.glbl
ISim P.58f (signature 0x8ef4fb42)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32
Determining compilation order of HDL files
Analyzing Verilog file "F:/final/finall/ALU.v" into library work
Analyzing Verilog file "F:/final/finall/TB_ALU.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160264 KB
Fuse CPU Usage: 264 ms
Compiling module ALU
Compiling module ALU_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable F:/final/finall/ALU_tb_isim_beh.exe
Fuse Memory Usage: 165788 KB
Fuse CPU Usage: 374 ms