Skip to content

Commit 1a9ef0b

Browse files
committed
Python style: remove unhelpful extra () wrapper around if conditions
1 parent 8f34c6d commit 1a9ef0b

File tree

9 files changed

+25
-25
lines changed

9 files changed

+25
-25
lines changed

board_support/zest/zest_setup.py

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -727,7 +727,7 @@ def log_step(_s, _smp, _seek, _set, _hld):
727727
HLD += 1
728728
while HLD < 16:
729729
SEEK = self.seeksethldsmp(SET, HLD, SMP)
730-
if (SEEK != SEEK_000):
730+
if SEEK != SEEK_000:
731731
HLD_TIME = HLD
732732
break
733733
HLD += 1
@@ -743,7 +743,7 @@ def log_step(_s, _smp, _seek, _set, _hld):
743743
SET += 1
744744
while SET < 16:
745745
SEEK = self.seeksethldsmp(SET, HLD, SMP)
746-
if (SEEK != SEEK_000):
746+
if SEEK != SEEK_000:
747747
SET_TIME = SET
748748
break
749749
SET += 1
@@ -766,7 +766,7 @@ def log_step(_s, _smp, _seek, _set, _hld):
766766
HLD += 1
767767
while HLD < 16:
768768
SEEK = self.seeksethldsmp(SET, HLD, SMP)
769-
if (SEEK != SEEK_SMP):
769+
if SEEK != SEEK_SMP:
770770
HLD_OK = HLD
771771
break
772772
HLD += 1
@@ -778,7 +778,7 @@ def log_step(_s, _smp, _seek, _set, _hld):
778778
SET += 1
779779
while SET < 16:
780780
SEEK = self.seeksethldsmp(SET, HLD, SMP)
781-
if (SEEK != SEEK_SMP):
781+
if SEEK != SEEK_SMP:
782782
SET_OK = SET
783783
break
784784
SET += 1

build-tools/gen_features.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -82,7 +82,7 @@ def write_vlog(basename, cfg_dict, split=False, verbose=False):
8282
# Use include guard for defines only
8383
FD.write("`ifndef __%(n)s__\n`define __%(n)s__\n\n" % {'n': basename.upper()})
8484
for d, v in d_dict.items():
85-
if (v == 0):
85+
if v == 0:
8686
FD.write("//")
8787
FD.write(d_string % d.upper())
8888
FD.write("\n`endif // __%s__\n" % basename.upper())

cmoc/cryomodule_test_setup.py

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -174,7 +174,7 @@ def fix(x, b, msg, opt=None):
174174
# prefix and name are used to give a helpful comment
175175
def set_reg(offset, prefix, name, regmap):
176176
val = globals()[name] # globals() or locals()?
177-
if (type(val) is list):
177+
if type(val) is list:
178178
for i, v in enumerate(val):
179179
print(offset + regmap[name] + i, v, "#",
180180
prefix + name + "[" + str(i) + "]")
@@ -321,7 +321,7 @@ def push_seed(addr, hf):
321321
hf.update(chr(jx).encode('utf-8'))
322322

323323

324-
if (prng_seed is not None):
324+
if prng_seed is not None:
325325
from hashlib import sha1
326326
print("# PRNG subsystem seed is '%s'" % prng_seed)
327327
hf = sha1()
@@ -413,6 +413,6 @@ def delay_set(ticks, addr, data):
413413
print("%d 1 # Flip the circle buffer" % (0x13800))
414414
print("%d 1 # Flip the circle buffer" % (0x13801))
415415

416-
if (error_cnt > 0):
416+
if error_cnt > 0:
417417
print("# %d scaling errors found" % error_cnt)
418418
exit(1)

dsp/feedforward/cic_bank_memgen.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -94,7 +94,7 @@ def gen_array(pulse_vals, print_me=True):
9494
filln = 4*512 - len(pulse_vals)
9595
pulse_vals += [0] * filln
9696

97-
if (print_me):
97+
if print_me:
9898
for x in pulse_vals:
9999
print(x)
100100

dsp/filter_test.py

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -118,12 +118,12 @@ def check_tf(freq, gain, phase, tb_cfg, plot=False):
118118
fmeas = c_est
119119
fspec = tb_cfg["fcorner"]
120120
diff = (np.log10(fmeas) - np.log10(fspec))/np.log10(fspec)
121-
if (abs(diff) > 0.1):
121+
if abs(diff) > 0.1:
122122
print("FAIL: Measured 3dB corner (%.1f) too far from spec (%.1f)!" % (fmeas, fspec))
123123
fail = True
124124
sspec = tb_cfg["slope"]
125125
diff = (slope - sspec)/sspec
126-
if (abs(diff) > 0.1):
126+
if abs(diff) > 0.1:
127127
print("FAIL: Measured slope (%.3f) too far from spec (%.3f)!" % (slope, sspec))
128128
fail = True
129129

peripheral_drivers/i2cbridge/assem.py

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -488,10 +488,10 @@ def pad(self, n=None):
488488
if n is None:
489489
n = (self._pc()//32)+1 # ceil(pc/32)
490490
n = int(n)
491-
if (n < self._pc()//32):
491+
if n < self._pc()//32:
492492
raise I2C_Assembler_Exception(f"Cannot pad to index {n} which corresponds to an address earlier than" +
493493
" the current program counter value {self._pc()}")
494-
elif (n > self._INDEX_MAX):
494+
elif n > self._INDEX_MAX:
495495
raise I2C_Assembler_Exception(f"Program counter index {n} exceeds maximum {self._INDEX_MAX}")
496496
self._program += super().pad(n, self._pc())
497497
self._check_pc()

peripheral_drivers/spi_mon_prog.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -8,7 +8,7 @@ def __init__(self, IMEM=512, RMEM=128):
88
def gen(self, cmd_arr, verbose=False):
99
'''cmd_arr is array of tuples: (hw_sel, rnw, command[31:0])'''
1010
l_cmd = len(cmd_arr)
11-
if (l_cmd > self.MAX_CMD):
11+
if l_cmd > self.MAX_CMD:
1212
print("spi_mon: SPI commands (%d) exceed instruction memory size" % l_cmd)
1313
return []
1414
imem_a = []

projects/comms_top/test/comms_top_test.py

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -117,13 +117,13 @@ def _badarg(self, cmd):
117117
print("ERROR: Bad arguments to command {}".format(cmd))
118118

119119
def _pprint(self, cmd, args):
120-
if (len(args) == 0):
120+
if len(args) == 0:
121121
self._badarg(cmd)
122122
return
123123
print("\n> {}\n".format(" ".join(args)))
124124

125125
def _pread(self, cmd, args):
126-
if (len(args) != 1):
126+
if len(args) != 1:
127127
self._badarg(cmd)
128128
return
129129
raddr = int(args[0].lstrip(':'), 0)
@@ -133,7 +133,7 @@ def _pread(self, cmd, args):
133133
print("{} {} RDATA = {} ({})".format(cmd, " ".join(args), d_hex, d_asc))
134134

135135
def _pwrite(self, cmd, args):
136-
if (len(args) != 2):
136+
if len(args) != 2:
137137
self._badarg(cmd)
138138
return
139139
waddr = int(args[0].lstrip(':'), 0)
@@ -144,7 +144,7 @@ def _pwrite(self, cmd, args):
144144
print("{} {}".format(cmd, " ".join(args)))
145145

146146
def _prdmem(self, cmd, args):
147-
if (len(args) != 3):
147+
if len(args) != 3:
148148
self._badarg(cmd)
149149
return
150150
base_addr = int(args[0].lstrip(':'), 0)
@@ -162,7 +162,7 @@ def _prdmem(self, cmd, args):
162162
print("{} {} : Successfully read {} memory positions".format(cmd, " ".join(args), read_length))
163163

164164
def _pwait(self, cmd, args):
165-
if (len(args) != 1):
165+
if len(args) != 1:
166166
self._badarg(cmd)
167167
return
168168
tsleep = int(args[0])
@@ -171,7 +171,7 @@ def _pwait(self, cmd, args):
171171
time.sleep(tsleep)
172172

173173
def _pcmp(self, cmd, args):
174-
if (len(args) != 2):
174+
if len(args) != 2:
175175
self._badarg(cmd)
176176
return
177177

projects/test_marble_family/config_si570.py

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -37,11 +37,11 @@ def decode_settings(mbox, verbose):
3737
i2c_addr = mbox[96]
3838
config = mbox[97]
3939
start_freq = int.from_bytes(bytes(mbox[98:102]), 'big') # 4 bytes, MSB-first, unused
40-
if ((i2c_addr == 0) or (i2c_addr == 0xff) or (config == 0) or (config == 0xff) or (pcb_rev == 0xdeadbeef)):
40+
if (i2c_addr == 0) or (i2c_addr == 0xff) or (config == 0) or (config == 0xff) or (pcb_rev == 0xdeadbeef):
4141
print("SI570 settings not configured through MMC,using default for {:s} v1.{:d}".format(board_name, marble_rev))
4242
start_freq = 0
4343
# use default values if it's a marble v1.2, v1.3 or marble_mini
44-
if (marble_rev == 2 or marble_rev == 3 or board == 2):
44+
if marble_rev == 2 or marble_rev == 3 or board == 2:
4545
i2c_addr = 0xee
4646
polarity = 0
4747
start_addr = 0x0d
@@ -50,7 +50,7 @@ def decode_settings(mbox, verbose):
5050
polarity = 0
5151
start_addr = 0x07
5252
# check the [7:6] bits of the config value is either 2'b01 or 2'b10, to make sure it valid
53-
elif (((config >> 6) == 1) ^ ((config >> 6) == 2)):
53+
elif ((config >> 6) == 1) ^ ((config >> 6) == 2):
5454
start_addr = 0x0d if (config & 0x02) else 0x07
5555
polarity = config & 0x01
5656
else:
@@ -166,7 +166,7 @@ def hw_write_prog(si570_addr, start_addr, reg):
166166
# check if the final output frequency is <= 50 ppm
167167
def check(fin):
168168
ppm = ((fin)*(1/args.new_freq) - 1.0)*1e6
169-
if (abs(ppm) >= 50):
169+
if abs(ppm) >= 50:
170170
raise ValueError('SI570 final frequency measurement is not correct, out of spec by %i ppm' % ppm)
171171

172172

@@ -212,7 +212,7 @@ def config_si570(addr, verbose):
212212
if args.new_freq:
213213
si570_addr, config_addr, fxtal, default = compute_si570(addr, "Measured", verbose)
214214
# if first measured frequency and new output frequency are < 10 ppm don't change/update
215-
if (abs(((default)*(1/args.new_freq) - 1.0)*1e6) < 10):
215+
if abs(((default)*(1/args.new_freq) - 1.0)*1e6) < 10:
216216
pass
217217
else:
218218
print("#######################################")

0 commit comments

Comments
 (0)