Skip to content

Commit 998a42b

Browse files
committed
Attach generated software to flash for simulation
1 parent 19da0ce commit 998a42b

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

minimal/design/design.py

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -15,7 +15,7 @@
1515

1616
from minerva.core import Minerva
1717

18-
from chipflow_lib.platforms import Sky130DriveMode, GPIOSignature, UARTSignature, QSPIFlashSignature
18+
from chipflow_lib.platforms import Sky130DriveMode, GPIOSignature, UARTSignature, QSPIFlashSignature, attach_simulation_data
1919

2020
__all__ = ["MySoC"]
2121

@@ -135,7 +135,7 @@ def elaborate(self, platform):
135135
sw.add_periph("soc_id", "SOC_ID", self.csr_soc_id_base)
136136

137137
sw.generate("build/software/generated")
138-
138+
attach_simulation_data(self.flash, file_name="build/software/software.bin", offset=self.bios_start)
139139
return m
140140

141141

0 commit comments

Comments
 (0)