-
Notifications
You must be signed in to change notification settings - Fork 22
/
Copy pathds90ub954.c
1741 lines (1530 loc) · 44.7 KB
/
ds90ub954.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*
* ds90ub954.c - TI DS90UB954 deserializer and DS90UB953 serializer driver
*
* Copyright (c) 2020, Institut of Embedded Systems ZHAW
*
* This program is for the DS90UB954 FDP Link III deserializer in connection
* with the DS90UB953 serializer from Texas Instruments
*
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#include <linux/gpio.h>
#include <linux/delay.h>
#include <linux/i2c.h>
#include <linux/io.h>
#include <linux/kernel.h>
#include <linux/media.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/of_gpio.h>
#include <linux/regmap.h>
#include "ds90ub954.h"
#define ENABLE_SYSFS_TP /* /sys/bus/i2c/devices/0-0018 */
static const struct of_device_id ds90ub954_of_match[] = {
{
.compatible = "ti,ds90ub954",
},
{/* sentinel */},
};
const struct regmap_config ds90ub954_regmap_config = {
.reg_bits = 8,
.val_bits = 8,
};
const struct regmap_config ds90ub953_regmap_config = {
.reg_bits = 8,
.val_bits = 8,
};
/* 4096x2160 */
static const u8 ds90ub95x_tp_reg_val[] = {
/* Indirect Pattern Gen Registers */
0xB0, 0x00,
0xB1, TI954_REG_IA_PGEN_CTL,
0xB2, (1<<TI954_PGEB_ENABLE),
0xB1, TI954_REG_IA_PGEB_CFG,
0xB2, 0x35,
0xB1, TI954_REG_IA_PGEN_CSI_DI,
0xB2, 0x2B,
0xB1, TI954_REG_IA_PGEN_LINE_SIZE1,
0xB2, 0x14,
0xB1, TI954_REG_IA_PGEN_LINE_SIZE0,
0xB2, 0x00,
0xB1, TI954_REG_IA_PGEN_BAR_SIZE1,
0xB2, 0x02,
0xB1, TI954_REG_IA_PGEN_BAR_SIZE0,
0xB2, 0x80,
0xB1, TI954_REG_IA_PGEN_ACT_LPF1,
0xB2, 0x08,
0xB1, TI954_REG_IA_PGEN_ACT_LPF0,
0xB2, 0x70,
0xB1, TI954_REG_IA_PGEN_TOT_LPF1,
0xB2, 0x08,
0xB1, TI954_REG_IA_PGEN_TOT_LPF0,
0xB2, 0x70,
0xB1, TI954_REG_IA_PGEN_LINE_PD1,
0xB2, 0x0B,
0xB1, TI954_REG_IA_PGEN_LINE_PD0,
0xB2, 0x93,
0xB1, TI954_REG_IA_PGEN_VBP,
0xB2, 0x21,
0xB1, TI954_REG_IA_PGEN_VFP,
0xB2, 0x0A,
};
/*------------------------------------------------------------------------------
* DS90UB954 FUNCTIONS
*----------------------------------------------------------------------------*/
static int ds90ub954_read(struct ds90ub954_priv *priv, unsigned int reg,
unsigned int *val)
{
int err;
err = regmap_read(priv->regmap, reg, val);
if(err) {
dev_err(&priv->client->dev,
"Cannot read register 0x%02x (%d)!\n", reg, err);
}
return err;
}
static int ds90ub954_write(const struct ds90ub954_priv *priv, unsigned int reg,
unsigned int val)
{
int err;
err = regmap_write(priv->regmap, reg, val);
if(err) {
dev_err(&priv->client->dev,
"Cannot write register 0x%02x (%d)!\n", reg, err);
}
return err;
}
static int ds90ub954_write_rx_port(struct ds90ub954_priv *priv, int rx_port,
int addr, int val)
{
struct device *dev = &priv->client->dev;
int err = 0;
int port_reg = 0;
/* rx_port = 0 -> choose rx_port 0
* rx_port = 1 -> choose rx_port 1
* rx_port = 2 -> choose rx_port 0 and 1 */
if(rx_port > 2 || rx_port < 0) {
dev_err(dev, "invalid port number %d. Cannot be selected\n",
rx_port);
err = -EINVAL;
goto write_rx_port_err;
}
/* Check if port is selected, select port if needed */
if(priv->sel_rx_port != rx_port) {
/* Set RX_WRITE_PORT_1 if rx_port is 1,
* set RX_WRITE_PORT_0 if rx_port is 0,
* set RX_WRITE_PORT_0 & _1 if rx_port is 2 */
if(rx_port == 2) {
port_reg |= (0b11);
} else {
/* Setting RX_WRITE_PORT_1 or _0 */
port_reg |= (1<<rx_port);
/* Setting RX_READ_PORT to rx_port */
port_reg |= (rx_port<<TI954_RX_READ_PORT);
}
err = ds90ub954_write(priv, TI954_REG_FPD3_PORT_SEL, port_reg);
if(unlikely(err)) {
dev_err(&priv->client->dev,
"error writing register TI954_REG_FPD3_PORT_SEL (0x%02x)\n",
TI954_REG_FPD3_PORT_SEL);
goto write_rx_port_err;
}
priv->sel_rx_port = rx_port;
}
err = ds90ub954_write(priv, addr, val);
if(unlikely(err)) {
dev_err(&priv->client->dev, "error writing register (0x%02x)\n",
addr);
goto write_rx_port_err;
}
write_rx_port_err:
return err;
}
#ifdef DEBUG
static int ds90ub954_read_rx_port(struct ds90ub954_priv *priv, int rx_port,
int addr, int *val)
{
struct device *dev = &priv->client->dev;
int err = 0;
int port_reg = 0;
/* rx_port = 0 -> choose rx_port 0
* rx_port = 1 -> choose rx_port 1 */
if(rx_port > 2 || rx_port < 0) {
dev_err(dev, "invalid port number %d. Cannot be selected\n",
rx_port);
err = -EINVAL;
goto read_rx_port_err;
}
/* Check if port is selected, select port if needed */
if(priv->sel_rx_port != rx_port) {
/* Setting RX_WRITE_PORT_1 or _0 */
port_reg |= (1<<rx_port);
/* Setting RX_READ_PORT to rx_port */
port_reg |= (rx_port<<TI954_RX_READ_PORT);
err = ds90ub954_write(priv, TI954_REG_FPD3_PORT_SEL, port_reg);
if(unlikely(err)) {
dev_err(&priv->client->dev,
"error writing register TI954_REG_FPD3_PORT_SEL (0x%02x)\n",
TI954_REG_FPD3_PORT_SEL);
goto read_rx_port_err;
}
priv->sel_rx_port = rx_port;
}
err = ds90ub954_read(priv, addr, val);
if(unlikely(err)) {
dev_err(&priv->client->dev, "error read register (0x%02x)\n",
addr);
goto read_rx_port_err;
}
read_rx_port_err:
return err;
}
static int ds90ub954_read_ia_reg(struct ds90ub954_priv *priv, int reg, int *val,
int ia_config)
{
int err = 0;
/* ia_configs:
* 0000: CSI-2 Pattern Generator & Timing Registers
* 0001: FPD-Link III RX Port 0 Reserved Registers
* 0010: FPD-Link III RX Port 1 Reserved Registers
* 0101: FPD-Link III RX Shared Reserved Registers
* 0110: Simultaneous write to FPD-Link III RX Reserved */
/* Check if bank is selected, select bank if needed */
if(priv->sel_ia_config != ia_config) {
err = ds90ub954_write(priv, TI954_REG_IND_ACC_CTL, ia_config);
if(unlikely(err)) {
dev_err(&priv->client->dev,
"error writing register TI954_REG_IND_ACC_CTL (0x%02x)\n",
TI954_REG_IND_ACC_CTL);
goto read_ia_reg_err;
}
priv->sel_ia_config = ia_config;
}
err = ds90ub954_write(priv, TI954_REG_IND_ACC_ADDR, reg);
if(unlikely(err)) {
dev_err(&priv->client->dev,
"error writing register TI954_REG_IND_ACC_ADDR (0x%02x)\n",
TI954_REG_IND_ACC_ADDR);
goto read_ia_reg_err;
}
err = ds90ub954_read(priv, TI954_REG_IND_ACC_DATA, val);
if(unlikely(err)) {
dev_err(&priv->client->dev,
"error reading register TI954_REG_IND_ACC_DATA (0x%02x)\n",
TI954_REG_IND_ACC_DATA);
goto read_ia_reg_err;
}
read_ia_reg_err:
return err;
}
#endif
static int ds90ub954_disable_testpattern(struct ds90ub954_priv *priv)
{
struct device *dev = &priv->client->dev;
int err = 0;
/* Indirect Pattern Gen Registers */
err = ds90ub954_write(priv, 0xB0, 0x00);
if(err)
goto init_err;
err = ds90ub954_write(priv, 0xB1, TI954_REG_IA_PGEN_CTL);
if(err)
goto init_err;
err = ds90ub954_write(priv, 0xB2, (0<<TI954_PGEB_ENABLE));
if(err)
goto init_err;
init_err:
dev_info(dev, "%s: disable test pattern failed\n", __func__);
return err;
}
static int ds90ub954_init_testpattern(struct ds90ub954_priv *priv)
{
struct device *dev = &priv->client->dev;
int i, err = 0;
for(i = 0; i < ARRAY_SIZE(ds90ub95x_tp_reg_val); i += 2) {
err = ds90ub954_write(priv, ds90ub95x_tp_reg_val[i],
ds90ub95x_tp_reg_val[i+1]);
if(unlikely(err)) {
dev_info(dev, "%s: enable test pattern failed\n", __func__);
return err;
}
}
dev_info(dev, "%s: enable test pattern successful\n", __func__);
return err;
}
#ifdef DEBUG
static int ds90ub954_debug_prints(struct ds90ub954_priv *priv)
{
int i, val, ia_config = 0, err = 0;
/* print CSI timing of tx port 0 */
dev_info(dev, "%s: CSI timing\n", __func__);
err = ds90ub954_read_ia_reg(priv, TI954_REG_IA_CSI0_TCK_PREP, &val,
ia_config);
if(unlikely(err))
return err;
dev_info(dev, "%s: TCK_PREP: 0x%02x\n", __func__, val);
err = ds90ub954_read_ia_reg(priv, TI954_REG_IA_CSI0_TCK_ZERO, &val,
ia_config);
if(unlikely(err))
return err;
dev_info(dev, "%s: TCK_ZERO: 0x%02x\n", __func__, val);
err = ds90ub954_read_ia_reg(priv, TI954_REG_IA_CSI0_TCK_TRAIL, &val,
ia_config);
if(unlikely(err))
return err;
dev_info(dev, "%s: TCK_TRAIL: 0x%02x\n", __func__, val);
err = ds90ub954_read_ia_reg(priv, TI954_REG_IA_CSI0_TCK_POST, &val,
ia_config);
if(unlikely(err))
return err;
dev_info(dev, "%s: TCK_POST: 0x%02x\n", __func__, val);
err = ds90ub954_read_ia_reg(priv, TI954_REG_IA_CSI0_THS_PREP, &val,
ia_config);
if(unlikely(err))
return err;
dev_info(dev, "%s: THS_PREP: 0x%02x\n", __func__, val);
err = ds90ub954_read_ia_reg(priv, TI954_REG_IA_CSI0_THS_ZERO, &val,
ia_config);
if(unlikely(err))
return err;
dev_info(dev, "%s: THS_ZERO: 0x%02x\n", __func__, val);
err = ds90ub954_read_ia_reg(priv, TI954_REG_IA_CSI0_THS_TRAIL, &val,
ia_config);
if(unlikely(err))
return err;
dev_info(dev, "%s: THS_TRAIL: 0x%02x\n", __func__, val);
err = ds90ub954_read_ia_reg(priv, TI954_REG_IA_CSI0_THS_EXIT, &val,
ia_config);
if(unlikely(err))
return err;
dev_info(dev, "%s: THS_EXIT: 0x%02x\n", __func__, val);
err = ds90ub954_read_ia_reg(priv, TI954_REG_IA_CSI0_TPLX, &val,
ia_config);
if(unlikely(err))
return err;
dev_info(dev, "%s: CSI0_TPLX: 0x%02x\n", __func__, val);
/* measure refclk */
for(i = 0; i < 5; i++) {
err = ds90ub954_read(priv, TI954_REG_REFCLK_FREQ, &val);
if(err)
return err;
dev_info(dev, "%s: REFCLK_FREQ measurement %d, %d\n", __func__,
i, val);
}
return err;
};
#endif
static int ds90ub954_init(struct ds90ub954_priv *priv, int rx_port)
{
struct device *dev = &priv->client->dev;
unsigned char dev_id, rev;
int i, val;
int err = 0;
char id_code[TI954_RX_ID_LENGTH + 1];
int ser_nr = 0;
struct ds90ub953_priv *ds90ub953;
/*----------------------------------------------------------------------
* init deserializer
*--------------------------------------------------------------------*/
dev_info(dev, "%s starting\n", __func__);
/* Read device id of deserializer */
err = ds90ub954_read(priv, TI954_REG_I2C_DEV_ID, &val);
if(unlikely(err))
goto init_err;
dev_id = (unsigned char)val;
/* Read revision ID of deserializer */
err = ds90ub954_read(priv, TI954_REG_REVISION, &val);
if(unlikely(err))
goto init_err;
rev = (unsigned char)val;
/* Read FPD3_RX_ID3 registers */
memset(id_code, 0, sizeof(id_code));
for(i = 0; i < TI954_RX_ID_LENGTH; i++) {
err = ds90ub954_read(priv, TI954_REG_FPD3_RX_ID0 + i, &val);
if(err) {
goto init_err;
}
id_code[i] = (char)val;
}
dev_info(dev, "%s: device ID: 0x%x, code:%s, revision: 0x%x\n",
__func__, dev_id, id_code, rev);
/* disable BuiltIn Self Test */
err = ds90ub954_write(priv, TI954_REG_BIST_CONTROL, 0);
if(unlikely(err))
goto init_err;
/* set CSI speed (REFCLK 25 MHz)
* 00 : 1.6 Gbps serial rate
* 01 : Reserved
* 10 : 800 Mbps serial rate
* 11 : 400 Mbps serial rate */
switch(priv->csi_lane_speed) {
case 400:
val=0x3;
break;
case 800:
val=0x2;
break;
default:
val=0x0;
break;
}
err = ds90ub954_write(priv, TI954_REG_CSI_PLL_CTL,
(val<<TI954_CSI_TX_SPEED));
if(unlikely(err))
goto init_err;
#ifdef DEBUG
err = ds90ub954_debug_prints(priv);
if(unlikely(err))
goto init_err;
#endif
/* set number of csi lanes */
switch(priv->csi_lane_count) {
case 1:
val = TI954_CSI_1_LANE;
break;
case 2:
val = TI954_CSI_2_LANE;
break;
case 3:
val = TI954_CSI_3_LANE;
break;
default:
val = TI954_CSI_4_LANE;
break;
}
err = ds90ub954_write(priv, TI954_REG_CSI_CTL,
(1<<TI954_CSI_ENABLE)|
(priv->conts_clk<<TI954_CSI_CONTS_CLOCK)|
(val<<TI954_CSI_LANE_COUNT)|
(1<<TI954_CSI_CAL_EN));
if(unlikely(err))
goto init_err;
msleep(500);
/* check if test pattern should be turned on */
if(priv->test_pattern == 1) {
dev_info(dev, "%s: deserializer init testpattern\n", __func__);
err = ds90ub954_init_testpattern(priv);
if(unlikely(err)) {
dev_info(dev,
"%s: deserializer init testpattern failed\n",
__func__);
}
}
/* Setting PASS and LOCK to "all enabled receiver ports */
val = 0b00111100;
err = ds90ub954_write(priv, TI954_REG_RX_PORT_CTL, val);
if(unlikely(err))
goto init_err;
/* for loop goes through each serializer */
for( ; ser_nr < priv->num_ser; ser_nr++) {
ds90ub953 = priv->ser[ser_nr];
if(ds90ub953->initialized == 0) {
continue;
}
rx_port = ds90ub953->rx_channel;
dev_info(dev, "%s: start init of serializer rx_port %i\n",
__func__, rx_port);
/* Get TI954_REG_RX_PORT_CTL and enable receiver rx_port */
err = ds90ub954_read(priv, TI954_REG_RX_PORT_CTL, &val);
if(unlikely(err))
goto ser_init_failed;
val |= (1<<(TI954_PORT0_EN+rx_port));
err = ds90ub954_write(priv, TI954_REG_RX_PORT_CTL, val);
if(unlikely(err))
goto ser_init_failed;
/* wait for receiver to calibrate link */
msleep(400);
/* enable csi forwarding */
err = ds90ub954_read(priv, TI954_REG_FWD_CTL1, &val);
if(unlikely(err))
goto ser_init_failed;
val &= (0xEF<<rx_port);
err = ds90ub954_write(priv, TI954_REG_FWD_CTL1, val);
if(unlikely(err))
goto ser_init_failed;
msleep(500);
/* config back channel RX port [specific register] */
err = ds90ub954_write_rx_port(priv, rx_port,
TI954_REG_BCC_CONFIG,
(TI954_BC_FREQ_50M<<TI954_BC_FREQ_SELECT)|
(1<<TI954_BC_CRC_GENERAOTR_ENABLE)|
(1<<TI954_BC_ALWAYS_ON)|
(ds90ub953->i2c_pt<<TI954_I2C_PASS_THROUGH_ALL)|
(1<<TI954_I2C_PASS_THROUGH));
if(unlikely(err))
goto ser_init_failed;
/* wait for back channel */
for(i = 0; i < 50; i++) {
msleep(10);
err = ds90ub954_read(priv, TI954_REG_DEVICE_STS, &val);
if(unlikely(err))
goto ser_init_failed;
dev_info(dev, "%s: DEVICE STS: 0x%02x, id=%d x 10ms\n",
__func__, val, i);
if((val & 0xff) == 0xdf) {
i = 0;
dev_info(dev, "%s: backchannel is ready\n",
__func__);
break;
}
}
if(i) {
dev_err(dev, "%s: Backchannel setup failed!\n", __func__);
err = -EIO;
goto ser_init_failed;
}
#ifdef DEBUG
/* check PORT_STS1 */
for(i = 0; i < 2; i++) {
err = ds90ub954_read_rx_port(priv, rx_port,
TI954_REG_RX_PORT_STS1,
&val);
if(unlikely(err))
goto ser_init_failed;
dev_info(dev, "%s: RX_PORT_STS1 read %d, 0x%02x\n",
__func__, i, val);
}
/* check PORT_STS2 */
for(i = 0; i < 2; i++) {
err = ds90ub954_read_rx_port(priv, rx_port,
TI954_REG_RX_PORT_STS2,
&val);
if(unlikely(err))
goto ser_init_failed;
dev_info(dev, "%s: RX_PORT_STS2 read %d, 0x%02x\n",
__func__, i, val);
}
#endif
/* setup i2c forwarding */
err = ds90ub954_write_rx_port(priv, rx_port, TI954_REG_SER_ALIAS_ID,
(ds90ub953->i2c_address<<TI954_SER_ALIAS_ID));
if(unlikely(err))
goto ser_init_failed;
/* Serializer GPIO control */
err = ds90ub954_write_rx_port(priv, rx_port, TI954_REG_BC_GPIO_CTL0,
(ds90ub953->gpio0_oc<<TI954_BC_GPIO0_SEL) |
(ds90ub953->gpio1_oc<<TI954_BC_GPIO1_SEL));
if(err)
dev_info(dev, "%s: could not set TI954_REG_BC_GPIO_CTL0\n",
__func__);
else
dev_info(dev, "%s: Successfully set TI954_REG_BC_GPIO_CTL0\n",
__func__);
err = ds90ub954_write_rx_port(priv, rx_port, TI954_REG_BC_GPIO_CTL1,
(ds90ub953->gpio2_oc<<TI954_BC_GPIO2_SEL) |
(ds90ub953->gpio3_oc<<TI954_BC_GPIO3_SEL));
if(err)
dev_info(dev, "%s: could not set TI954_REG_BC_GPIO_CTL1\n",
__func__);
else
dev_info(dev, "%s: Successfully set TI954_REG_BC_GPIO_CTL1\n",
__func__);
/* set i2c slave ids and aliases */
for(i=0; (i < ds90ub953->i2c_alias_num) && (i < NUM_ALIAS); i++) {
val = ds90ub953->i2c_slave[i];
if(val == 0) {
continue;
}
err = ds90ub954_write_rx_port(priv, rx_port,
TI954_REG_SLAVE_ID0+i,
(val<<TI954_ALIAS_ID0));
if(unlikely(err))
goto ser_init_failed;
dev_info(dev, "%s: slave id %i: 0x%X\n", __func__, i, val);
val = ds90ub953->i2c_alias[i];
if(val == 0) {
continue;
}
err = ds90ub954_write_rx_port(priv, rx_port,
TI954_REG_ALIAS_ID0+i,
(val<<TI954_ALIAS_ID0));
if(unlikely(err))
goto ser_init_failed;
dev_info(dev, "%s: alias id %i: 0x%X\n", __func__, i, val);
}
/* set virtual channel id mapping */
err = ds90ub954_write_rx_port(priv, rx_port,
TI954_REG_CSI_VC_MAP,
ds90ub953->vc_map);
if(unlikely(err))
goto ser_init_failed;
else {
val = ds90ub953->vc_map & 0b11;
dev_info(dev, "%s: VC-ID 0 mapped to %i\n", __func__, val);
val = ((ds90ub953->vc_map & 0b1100)>>2);
dev_info(dev, "%s: VC-ID 1 mapped to %i\n", __func__, val);
val = ((ds90ub953->vc_map & 0b110000)>>4);
dev_info(dev, "%s: VC-ID 2 mapped to %i\n", __func__, val);
val = ((ds90ub953->vc_map & 0b11000000)>>6);
dev_info(dev, "%s: VC-ID 3 mapped to %i\n", __func__, val);
}
/* all rx_port specific registers set for rx_port X */
dev_info(dev, "%s: init of deserializer rx_port %i successful\n",
__func__, rx_port);
continue;
ser_init_failed:
dev_err(dev, "%s: init deserializer rx_port %i failed\n",
__func__, rx_port);
dev_err(dev, "%s: deserializer rx_port %i is deactivated\n",
__func__, rx_port);
ds90ub953->initialized = 0;
/* DISABLE RX PORT */
err = ds90ub954_read(priv, TI954_REG_RX_PORT_CTL, &val);
if(err)
continue;
val &= (0xFF^(1<<(TI954_PORT0_EN+rx_port)));
err = ds90ub954_write(priv, TI954_REG_RX_PORT_CTL, val);
if(err)
continue;
/* DISABLE CSI FORWARDING */
err = ds90ub954_read(priv, TI954_REG_FWD_CTL1, &val);
if(err)
continue;
val |= (1<<(TI954_FWD_PORT0_DIS+rx_port));
err = ds90ub954_write(priv, TI954_REG_FWD_CTL1, val);
if(err)
continue;
continue;
}
/* setup gpio forwarding, default all input */
err = ds90ub954_write(priv, TI954_REG_GPIO_INPUT_CTL,
(1<<TI954_GPIO6_INPUT_EN)|
(1<<TI954_GPIO5_INPUT_EN)|
(1<<TI954_GPIO4_INPUT_EN)|
(1<<TI954_GPIO3_INPUT_EN)|
(1<<TI954_GPIO2_INPUT_EN)|
(1<<TI954_GPIO1_INPUT_EN)|
(1<<TI954_GPIO0_INPUT_EN));
if(err)
goto init_err;
err = ds90ub954_write(priv, TI954_REG_GPIO0_PIN_CTL, 0);
if(err)
goto init_err;
err = ds90ub954_write(priv, TI954_REG_GPIO1_PIN_CTL, 0);
if(err)
goto init_err;
err = ds90ub954_write(priv, TI954_REG_GPIO2_PIN_CTL, 0);
if(err)
goto init_err;
err = ds90ub954_write(priv, TI954_REG_GPIO3_PIN_CTL, 0);
if(err)
goto init_err;
err = ds90ub954_write(priv, TI954_REG_GPIO4_PIN_CTL, 0);
if(err)
goto init_err;
err = ds90ub954_write(priv, TI954_REG_GPIO5_PIN_CTL, 0);
if(err)
goto init_err;
err = ds90ub954_write(priv, TI954_REG_GPIO6_PIN_CTL, 0);
if(err)
goto init_err;
init_err:
return err;
}
static int ds90ub954_init_gpio(const struct ds90ub954_priv *priv)
{
struct device *dev = &priv->client->dev;
int err = 0;
if(gpio_is_valid(priv->pass_gpio)) {
err = gpio_request(priv->pass_gpio, "ds90ub954_pass_gpio");
if(unlikely(err < 0)) {
dev_err(dev, "unable to request pass_gpio (%d)\n", err);
goto done;
}
err = gpio_direction_input(priv->pass_gpio);
if(unlikely(err < 0)) {
dev_err(dev, "unable to configure pass_gpio as input (%d)\n", err);
goto done;
}
}
if(gpio_is_valid(priv->lock_gpio)) {
err = gpio_request(priv->lock_gpio, "ds90ub954_lock_gpio");
if(unlikely(err < 0)) {
dev_err(dev, "unable to request lock_gpio (%d)\n", err);
goto done;
}
err = gpio_direction_input(priv->lock_gpio);
if(unlikely(err < 0)) {
dev_err(dev, "unable to configure lock_gpio as input (%d)\n", err);
goto done;
}
}
if(gpio_is_valid(priv->pdb_gpio)) {
err = gpio_request(priv->pdb_gpio, "ds90ub954_pdb_gpio");
if(unlikely(err < 0)) {
dev_err(dev, "unable to request pdb_gpio (%d)\n", err);
goto done;
}
err = gpio_direction_output(priv->pdb_gpio, 0);
if(unlikely(err < 0)) {
dev_err(dev, "unable to configure pdb_gpio as output (%d)\n", err);
goto done;
}
}
done:
return err;
}
static void ds90ub954_free_gpio(const struct ds90ub954_priv *priv)
{
if(priv->pass_gpio >= 0) {
gpio_free(priv->pass_gpio);
}
if(priv->lock_gpio >= 0) {
gpio_free(priv->lock_gpio);
}
if(priv->pdb_gpio >= 0) {
gpio_free(priv->pdb_gpio);
}
}
static void ds90ub954_pwr_enable(const struct ds90ub954_priv *priv)
{
if(priv->pdb_gpio >= 0) {
gpio_set_value_cansleep(priv->pdb_gpio, 1);
}
}
static void ds90ub954_pwr_disable(const struct ds90ub954_priv *priv)
{
if(priv->pdb_gpio >= 0) {
gpio_set_value_cansleep(priv->pdb_gpio, 0);
}
}
static int ds90ub954_parse_dt(struct ds90ub954_priv *priv)
{
struct device *dev = &priv->client->dev;
struct device_node *np = dev->of_node;
const struct of_device_id *match;
int gpio;
int err = 0;
int val = 0;
if(!np)
return -ENODEV;
dev_info(dev, "%s: deserializer:\n", __func__);
match = of_match_device(ds90ub954_of_match, dev);
if(!match) {
dev_err(dev, "Failed to find matching dt id\n");
return -ENODEV;
}
gpio = of_get_named_gpio(np, "pass-gpio", 0);
if(gpio < 0) {
if(gpio == -EPROBE_DEFER) {
err = gpio;
dev_err(dev, "pass-gpio read failed: (%d)\n", err);
return err;
}
dev_info(dev, "pass-gpio not found, ignoring\n");
}
priv->pass_gpio = gpio;
gpio = of_get_named_gpio(np, "lock-gpio", 0);
if(gpio < 0) {
if(gpio == -EPROBE_DEFER) {
err = gpio;
dev_err(dev, "lock-gpio read failed: (%d)\n", err);
return err;
}
dev_info(dev, "lock-gpio not found, ignoring\n");
}
priv->lock_gpio = gpio;
gpio = of_get_named_gpio(np, "pdb-gpio", 0);
if(gpio < 0) {
if(gpio == -EPROBE_DEFER) {
err = gpio;
dev_err(dev, "pdb-gpio read failed: (%d)\n", err);
return err;
}
dev_info(dev, "pdb-gpio not found, ignoring\n");
}
priv->pdb_gpio = gpio;
err = of_property_read_u32(np, "csi-lane-count", &val);
if(err) {
dev_info(dev, "%s: - csi-lane-count property not found\n", __func__);
/* default value: 4 */
priv->csi_lane_count = 4;
dev_info(dev, "%s: - csi-lane-count set to default val: 4\n", __func__);
} else {
/* set csi-lane-count*/
priv->csi_lane_count = val;
dev_info(dev, "%s: - csi-lane-count %i\n", __func__, val);
}
err = of_property_read_u32(np, "csi-lane-speed", &val);
if(err) {
dev_info(dev, "%s: - csi-lane-speed property not found\n", __func__);
/* default value: 4 */
priv->csi_lane_speed = 1600;
dev_info(dev, "%s: - csi-lane-speed set to default val: 4\n", __func__);
} else {
/* set csi-lane-speed*/
priv->csi_lane_speed = val;
dev_info(dev, "%s: - csi-lane-speed %i\n", __func__, val);
}
if(of_property_read_bool(np, "test-pattern")) {
dev_info(dev, "%s: - test-pattern enabled\n", __func__);
priv->test_pattern = 1;
} else {
/* default value: 0 */
priv->test_pattern = 0;
dev_info(dev, "%s: - test-pattern disabled\n", __func__);
}
if(of_property_read_bool(np, "continuous-clock")) {
dev_info(dev, "%s: - continuous clock enabled\n", __func__);
priv->conts_clk = 1;
} else {
/* default value: 0 */
priv->conts_clk = 0;
dev_info(dev, "%s: - discontinuous clock used\n", __func__);
}
return 0;
}
#ifdef ENABLE_SYSFS_TP
static ssize_t test_pattern_show_des(struct device *dev,
struct device_attribute *attr,
char *buf)
{
struct ds90ub954_priv *priv;
priv = dev_get_drvdata(dev);
return snprintf(buf, PAGE_SIZE,
"Test Pattern is set to: %i\n", priv->test_pattern);
}
static ssize_t test_pattern_set_des(struct device *dev,
struct device_attribute *attr,
const char *buf, size_t count)
{
struct ds90ub954_priv *priv;
int testpat;
priv = dev_get_drvdata(dev);
sscanf(buf, "%d", &testpat);
if(testpat > 1 || testpat < 0) {
dev_info(dev,
"Invalid value: %i for test pattern (0/1)\n", testpat);
return PAGE_SIZE;
}
if(testpat == 1) {
dev_info(dev, "enabling testpattern for deserializer\n");
priv->test_pattern = 1;
ds90ub954_init_testpattern(priv);
} else {
dev_info(dev, "disabling testpattern for deserializer\n");
ds90ub954_disable_testpattern(priv);
}
return PAGE_SIZE;
}
static DEVICE_ATTR(test_pattern_des, 0664,test_pattern_show_des,
test_pattern_set_des);
#endif
/*------------------------------------------------------------------------------
* DS90UB953 FUNCTIONS
*----------------------------------------------------------------------------*/
static int ds90ub953_read(struct ds90ub953_priv *priv, unsigned int reg,
unsigned int *val)
{
int err;
err = regmap_read(priv->regmap, reg, val);
if(err) {
dev_err(&priv->client->dev,
"Cannot read subdev 0x%02x register 0x%02x (%d)!\n",
priv->client->addr, reg, err);
}
return err;
}
static int ds90ub953_write(const struct ds90ub953_priv *priv, unsigned int reg,
unsigned int val)
{
int err;
err = regmap_write(priv->regmap, reg, val);
if(err) {
dev_err(&priv->parent->client->dev,
"Cannot write subdev 0x%02x register 0x%02x (%d)!\n",
priv->client->addr, reg, err);
}
return err;
}
static int ds90ub953_disable_testpattern(struct ds90ub953_priv *priv)
{
struct device *dev = &priv->client->dev;
int err = 0;
/* Indirect Pattern Gen Registers */
err = ds90ub953_write(priv, 0xB0, 0x00);
if(err)
goto init_err;
err = ds90ub953_write(priv, 0xB1, TI954_REG_IA_PGEN_CTL);
if(err)
goto init_err;
err = ds90ub953_write(priv, 0xB2, (0<<TI954_PGEB_ENABLE));
if(err)
goto init_err;
init_err:
dev_info(dev, "%s: disable test pattern failed\n", __func__);
return err;
}
static int ds90ub953_init_testpattern(struct ds90ub953_priv *priv)
{
struct device *dev = &priv->client->dev;
int err = 0;
int i;
for(i = 0; i < ARRAY_SIZE(ds90ub95x_tp_reg_val); i += 2) {
err = ds90ub953_write(priv, ds90ub95x_tp_reg_val[i],
ds90ub95x_tp_reg_val[i+1]);
if(unlikely(err)) {
dev_info(dev, "%s: enable test pattern failed\n", __func__);
return err;
}
}
dev_info(dev, "%s: enable test pattern successful\n", __func__);
return err;
}
#ifdef ENABLE_SYSFS_TP
static ssize_t test_pattern_show_ser(struct device *dev,