Skip to content

Commit 3c32f0c

Browse files
committed
Class version v1.2
1 parent b625f63 commit 3c32f0c

File tree

253 files changed

+12058
-68
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

253 files changed

+12058
-68
lines changed

Manual/AnswerKey.pdf

3 Bytes
Binary file not shown.

Manual/Ch1-Intro.pdf

-3.09 KB
Binary file not shown.

Manual/Ch2-Peripherals.pdf

179 KB
Binary file not shown.

Manual/Ch3-CAPSENSE.pdf

-67.2 KB
Binary file not shown.

Manual/Ch4-Low-Power.pdf

19.8 KB
Binary file not shown.

Manual/Ch5-DMA.pdf

312 Bytes
Binary file not shown.

Manual/Ch6-Dual-Core.pdf

336 Bytes
Binary file not shown.

Manual/Ch7-Supplementary-Material.pdf

792 KB
Binary file not shown.

Projects/key_ch02_ex01_PDL_blinkled/main.c renamed to Projects/key_ch02_ex01_PDL_PSoC4_blinkled/main.c

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -58,9 +58,9 @@ int main(void)
5858

5959
for (;;)
6060
{
61-
Cy_GPIO_Set(P3_4_PORT, P3_4_NUM);
61+
Cy_GPIO_Set(CYBSP_USER_LED_PORT, CYBSP_USER_LED_NUM);
6262
Cy_SysLib_Delay(250U);
63-
Cy_GPIO_Clr(P3_4_PORT, P3_4_NUM);
63+
Cy_GPIO_Clr(CYBSP_USER_LED_PORT, CYBSP_USER_LED_NUM);
6464
Cy_SysLib_Delay(250U);
6565
}
6666
}

Projects/key_ch02_ex01_PDL_PSoC6_blinkled/COMPONENT_CUSTOM_DESIGN_MODUS/TARGET_CY8CKIT-062S2-43012/design.modus

Lines changed: 736 additions & 0 deletions
Large diffs are not rendered by default.
Lines changed: 69 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,69 @@
1+
/******************************************************************************
2+
* File Name: main.c
3+
*
4+
* Description: This is the source code for the Empty PSoC6 Application
5+
* for ModusToolbox.
6+
*
7+
* Related Document: See README.md
8+
*
9+
*
10+
*******************************************************************************
11+
* (c) 2019-2021, Cypress Semiconductor Corporation. All rights reserved.
12+
*******************************************************************************
13+
* This software, including source code, documentation and related materials
14+
* ("Software"), is owned by Cypress Semiconductor Corporation or one of its
15+
* subsidiaries ("Cypress") and is protected by and subject to worldwide patent
16+
* protection (United States and foreign), United States copyright laws and
17+
* international treaty provisions. Therefore, you may use this Software only
18+
* as provided in the license agreement accompanying the software package from
19+
* which you obtained this Software ("EULA").
20+
*
21+
* If no EULA applies, Cypress hereby grants you a personal, non-exclusive,
22+
* non-transferable license to copy, modify, and compile the Software source
23+
* code solely for use in connection with Cypress's integrated circuit products.
24+
* Any reproduction, modification, translation, compilation, or representation
25+
* of this Software except as specified above is prohibited without the express
26+
* written permission of Cypress.
27+
*
28+
* Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND,
29+
* EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT, IMPLIED
30+
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress
31+
* reserves the right to make changes to the Software without notice. Cypress
32+
* does not assume any liability arising out of the application or use of the
33+
* Software or any product or circuit described in the Software. Cypress does
34+
* not authorize its products for use in any products where a malfunction or
35+
* failure of the Cypress product may reasonably be expected to result in
36+
* significant property damage, injury or death ("High Risk Product"). By
37+
* including Cypress's product in a High Risk Product, the manufacturer of such
38+
* system or application assumes all risk of such use and in doing so agrees to
39+
* indemnify Cypress against all liability.
40+
*******************************************************************************/
41+
42+
#include "cy_pdl.h"
43+
#include "cybsp.h"
44+
45+
46+
int main(void)
47+
{
48+
cy_rslt_t result;
49+
50+
/* Initialize the device and board peripherals */
51+
result = cybsp_init() ;
52+
if (result != CY_RSLT_SUCCESS)
53+
{
54+
CY_ASSERT(0);
55+
}
56+
57+
/* Enable global interrupts */
58+
__enable_irq();
59+
60+
for (;;)
61+
{
62+
Cy_GPIO_Set(CYBSP_USER_LED_PORT, CYBSP_USER_LED_NUM);
63+
Cy_SysLib_Delay(250U);
64+
Cy_GPIO_Clr(CYBSP_USER_LED_PORT, CYBSP_USER_LED_NUM);
65+
Cy_SysLib_Delay(250U);
66+
}
67+
}
68+
69+
/* [] END OF FILE */

Projects/key_ch02_ex02_PDL_blinkled_print/COMPONENT_CUSTOM_DESIGN_MODUS/TARGET_CY8CKIT-149/design.modus renamed to Projects/key_ch02_ex02_PDL_PSoC4_blinkled_print/COMPONENT_CUSTOM_DESIGN_MODUS/TARGET_CY8CKIT-149/design.modus

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
<?xml version="1.0" encoding="UTF-8"?>
22
<Design version="12" xmlns="http://cypress.com/xsd/cydesignfile_v3">
3-
<ToolInfo version="2.3.0.4276"/>
3+
<ToolInfo version="2.4.0.5972"/>
44
<Devices>
55
<Device mpn="CY8C4147AZI-S475">
66
<BlockConfig>
@@ -355,6 +355,7 @@
355355
</Personality>
356356
</Block>
357357
<Block location="scb[3]">
358+
<Alias value="UART"/>
358359
<Personality template="m0s8uart" version="1.0">
359360
<Param id="ComMode" value="CY_SCB_UART_STANDARD"/>
360361
<Param id="EnableLinMode" value="false"/>

Projects/key_ch02_ex02_PDL_blinkled_print/main.c renamed to Projects/key_ch02_ex02_PDL_PSoC4_blinkled_print/main.c

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -60,15 +60,15 @@ int main(void)
6060
__enable_irq();
6161

6262
/* Configure and enable the UART peripheral */
63-
Cy_SCB_UART_Init(SCB3, &scb_3_config, &UART_context);
63+
Cy_SCB_UART_Init(UART_HW, &UART_config, &UART_context);
6464
Cy_SCB_UART_Enable(SCB3);
6565

6666
for (;;)
6767
{
68-
Cy_GPIO_Set(P3_4_PORT, P3_4_NUM);
68+
Cy_GPIO_Set(CYBSP_USER_LED_PORT, CYBSP_USER_LED_NUM);
6969
Cy_SCB_UART_PutString(SCB3, "LED ON\n");
7070
Cy_SysLib_Delay(250U);
71-
Cy_GPIO_Clr(P3_4_PORT, P3_4_NUM);
71+
Cy_GPIO_Clr(CYBSP_USER_LED_PORT, CYBSP_USER_LED_NUM);
7272
Cy_SCB_UART_PutString(SCB3, "LED OFF\n");
7373
Cy_SysLib_Delay(250U);
7474
}

0 commit comments

Comments
 (0)