We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 6ebdeab commit 34aab05Copy full SHA for 34aab05
configs/defconfig.esp32p4
@@ -31,6 +31,8 @@ CONFIG_CACHE_L2_CACHE_LINE_128B=y
31
# RGB Display Optimizations
32
CONFIG_LCD_RGB_ISR_IRAM_SAFE=y
33
34
+# ESP_HOSTED_ENABLE_ITWT is not set
35
+# ESP_HOSTED_ENABLE_DPP is not set
36
CONFIG_SLAVE_IDF_TARGET_ESP32C6=y
37
CONFIG_ESP_SDIO_BUS_WIDTH=4
38
CONFIG_ESP_SDIO_CLOCK_FREQ_KHZ=40000
0 commit comments