forked from MarvellEmbeddedProcessors/mvpp2x-marvell
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathmv_pp2x_soc_test.c
2984 lines (2401 loc) · 92.6 KB
/
mv_pp2x_soc_test.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*
* ***************************************************************************
* Copyright (C) 2016 Marvell International Ltd.
* ***************************************************************************
* This program is free software: you can redistribute it and/or modify it
* under the terms of the GNU General Public License as published by the Free
* Software Foundation, either version 2 of the License, or any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
* ***************************************************************************
*/
#include "mv_pp2x.h"
#include "mv_pp2x_hw.h"
#include "mv_pp2x_debug.h"
#include "mv_pp2x_soc_test.h"
struct mv_pp2x_cls_c3_shadow_hash_entry mvCls3ShadowTbl[MVPP2_CLS_C3_HASH_TBL_SIZE];
int mvCls3ShadowExtTbl[MVPP2_CLS_C3_EXT_TBL_SIZE];
static int SwInitCntSet;
static void mv_pp2x_print_reg(struct mv_pp2x_hw *hw, unsigned int reg_addr,
char *reg_name)
{
DBG_MSG(" %-32s: 0x%x = 0x%08x\n", reg_name, reg_addr,
mv_pp2x_read(hw, reg_addr));
}
static void mv_pp2x_print_reg2(struct mv_pp2x_hw *hw, unsigned int reg_addr,
char *reg_name, unsigned int index)
{
char buf[64];
sprintf(buf, "%s[%d]", reg_name, index);
DBG_MSG(" %-32s: 0x%x = 0x%08x\n", reg_name, reg_addr,
mv_pp2x_read(hw, reg_addr));
}
/* Common utilities */
static void mvPp2ClsC3ShadowSet(int hekSize, int index, int ext_index)
{
mvCls3ShadowTbl[index].size = hekSize;
if (hekSize > MVPP2_CLS_C3_HEK_BYTES) {
mvCls3ShadowTbl[index].ext_ptr = ext_index;
mvCls3ShadowExtTbl[ext_index] = IN_USE;
} else
mvCls3ShadowTbl[index].ext_ptr = NOT_IN_USE;
}
/*-----------------------------------------------------------------------------*/
void mvPp2ClsC3ShadowInit(void)
{
/* clear hash shadow and extension shadow */
int index;
for (index = 0; index < MVPP2_CLS_C3_HASH_TBL_SIZE; index++) {
mvCls3ShadowTbl[index].size = 0;
mvCls3ShadowTbl[index].ext_ptr = NOT_IN_USE;
}
for (index = 0; index < MVPP2_CLS_C3_EXT_TBL_SIZE; index++)
mvCls3ShadowExtTbl[index] = NOT_IN_USE;
}
/*-----------------------------------------------------------------------------*/
int mvPp2ClsC3ShadowFreeGet(void)
{
int index;
/* Go through the all entires from first to last */
for (index = 0; index < MVPP2_CLS_C3_HASH_TBL_SIZE; index++) {
if (!mvCls3ShadowTbl[index].size)
break;
}
return index;
}
/*-----------------------------------------------------------------------------*/
int mvPp2ClsC3ShadowExtFreeGet(void)
{
int index;
/* Go through the all entires from first to last */
for (index = 0; index < MVPP2_CLS_C3_EXT_TBL_SIZE; index++) {
if (mvCls3ShadowExtTbl[index] == NOT_IN_USE)
break;
}
return index;
}
/*-----------------------------------------------------------------------------*/
void mvPp2C3ShadowClear(int index)
{
int ext_ptr;
mvCls3ShadowTbl[index].size = 0;
ext_ptr = mvCls3ShadowTbl[index].ext_ptr;
if (ext_ptr != NOT_IN_USE)
mvCls3ShadowExtTbl[ext_ptr] = NOT_IN_USE;
mvCls3ShadowTbl[index].ext_ptr = NOT_IN_USE;
}
/* return 1 if counters clearing is completed */
static int mvPp2ClsC3HitCntrClearDone(struct mv_pp2x_hw *hw)
{
unsigned int regVal;
regVal = mv_pp2x_read(hw, MVPP2_CLS3_STATE_REG);
regVal &= MVPP2_CLS3_STATE_CLEAR_CTR_DONE_MASK;
regVal >>= MVPP2_CLS3_STATE_CLEAR_CTR_DONE;
return regVal;
}
/*-----------------------------------------------------------------------------*/
void mvPp2ClsC3SwClear(struct mv_pp2x_cls_c3_entry *c3)
{
memset(c3, 0, sizeof(struct mv_pp2x_cls_c3_entry));
}
EXPORT_SYMBOL(mvPp2ClsC3SwClear);
/* APIs for Classification C3 key fields */
int mvPp2ClsC3SwL4infoSet(struct mv_pp2x_cls_c3_entry *c3, int l4info)
{
c3->key.key_ctrl &= ~KEY_CTRL_L4_MASK;
c3->key.key_ctrl |= (l4info << KEY_CTRL_L4);
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3SwL4infoSet);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3SwLkpTypeSet(struct mv_pp2x_cls_c3_entry *c3, int lkp_type)
{
c3->key.key_ctrl &= ~KEY_CTRL_LKP_TYPE_MASK;
c3->key.key_ctrl |= (lkp_type << KEY_CTRL_LKP_TYPE);
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3SwLkpTypeSet);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3SwPortIDSet(struct mv_pp2x_cls_c3_entry *c3, int type, int portid)
{
c3->key.key_ctrl &= ~(KEY_CTRL_PRT_ID_MASK | KEY_CTRL_PRT_ID_TYPE_MASK);
c3->key.key_ctrl |= ((portid << KEY_CTRL_PRT_ID) | (type << KEY_CTRL_PRT_ID_TYPE));
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3SwPortIDSet);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3SwHekSizeSet(struct mv_pp2x_cls_c3_entry *c3, int hekSize)
{
c3->key.key_ctrl &= ~KEY_CTRL_HEK_SIZE_MASK;
c3->key.key_ctrl |= (hekSize << KEY_CTRL_HEK_SIZE);
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3SwHekSizeSet);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3SwHekByteSet(struct mv_pp2x_cls_c3_entry *c3, unsigned int offs, unsigned char byte)
{
c3->key.hek.bytes[HW_BYTE_OFFS(offs)] = byte;
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3SwHekByteSet);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3SwHekWordSet(struct mv_pp2x_cls_c3_entry *c3, unsigned int offs, unsigned int word)
{
c3->key.hek.words[offs] = word;
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3SwHekWordSet);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3ColorSet(struct mv_pp2x_cls_c3_entry *c3, int cmd)
{
c3->sram.regs.actions &= ~MVPP2_CLS2_ACT_COLOR_MASK;
c3->sram.regs.actions |= (cmd << MVPP2_CLS2_ACT_COLOR_OFF);
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3ColorSet);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3QueueHighSet(struct mv_pp2x_cls_c3_entry *c3, int cmd, int queue)
{
/*set command*/
c3->sram.regs.actions &= ~MVPP2_CLS2_ACT_QH_MASK;
c3->sram.regs.actions |= (cmd << MVPP2_CLS2_ACT_QH_OFF);
/*set modify High queue value*/
c3->sram.regs.qos_attr &= ~MVPP2_CLS2_ACT_QOS_ATTR_QH_MASK;
c3->sram.regs.qos_attr |= (queue << MVPP2_CLS2_ACT_QOS_ATTR_QH_OFF);
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3QueueHighSet);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3QueueLowSet(struct mv_pp2x_cls_c3_entry *c3, int cmd, int queue)
{
/*set command*/
c3->sram.regs.actions &= ~MVPP2_CLS2_ACT_QL_MASK;
c3->sram.regs.actions |= (cmd << MVPP2_CLS2_ACT_QL_OFF);
/*set modify High queue value*/
c3->sram.regs.qos_attr &= ~MVPP2_CLS2_ACT_QOS_ATTR_QL_MASK;
c3->sram.regs.qos_attr |= (queue << MVPP2_CLS2_ACT_QOS_ATTR_QL_OFF);
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3QueueLowSet);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3QueueSet(struct mv_pp2x_cls_c3_entry *c3, int cmd, int queue)
{
int status = MV_OK;
int qHigh, qLow;
/* cmd validation in set functions */
qHigh = (queue & MVPP2_CLS2_ACT_QOS_ATTR_QH_MASK) >> MVPP2_CLS2_ACT_QOS_ATTR_QH_OFF;
qLow = (queue & MVPP2_CLS2_ACT_QOS_ATTR_QL_MASK) >> MVPP2_CLS2_ACT_QOS_ATTR_QL_OFF;
status |= mvPp2ClsC3QueueLowSet(c3, cmd, qLow);
status |= mvPp2ClsC3QueueHighSet(c3, cmd, qHigh);
return status;
}
EXPORT_SYMBOL(mvPp2ClsC3QueueSet);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3ForwardSet(struct mv_pp2x_cls_c3_entry *c3, int cmd)
{
c3->sram.regs.actions &= ~MVPP2_CLS2_ACT_FRWD_MASK;
c3->sram.regs.actions |= (cmd << MVPP2_CLS2_ACT_FRWD_OFF);
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3ForwardSet);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3PolicerSet(struct mv_pp2x_cls_c3_entry *c3, int cmd, int policerId, int bank)
{
c3->sram.regs.actions &= ~MVPP2_CLS2_ACT_PLCR_MASK;
c3->sram.regs.actions |= (cmd << MVPP2_CLS2_ACT_PLCR_OFF);
c3->sram.regs.dup_attr &= ~MVPP2_CLS2_ACT_DUP_ATTR_PLCRID_MASK;
c3->sram.regs.dup_attr |= (policerId << MVPP2_CLS2_ACT_DUP_ATTR_PLCRID_OFF);
if (bank)
c3->sram.regs.dup_attr |= MVPP2_CLS2_ACT_DUP_ATTR_PLCRBK_MASK;
else
c3->sram.regs.dup_attr &= ~MVPP2_CLS2_ACT_DUP_ATTR_PLCRBK_MASK;
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3PolicerSet);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3FlowIdEn(struct mv_pp2x_cls_c3_entry *c3, int flowid_en)
{
/*set Flow ID enable or disable*/
if (flowid_en)
c3->sram.regs.actions |= (1 << MVPP2_CLS2_ACT_FLD_EN_OFF);
else
c3->sram.regs.actions &= ~(1 << MVPP2_CLS2_ACT_FLD_EN_OFF);
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3FlowIdEn);
/*-------------------------------------------------------------------------------*/
int mv_pp2x_cls_c3_rss_set(struct mv_pp2x_cls_c3_entry *c3, int cmd, int rss_en)
{
if (!c3 || cmd > MVPP2_ACTION_TYPE_UPDT_LOCK || rss_en >=
(1 << MVPP2_CLS2_ACT_DUP_ATTR_RSSEN_BITS))
return -EINVAL;
c3->sram.regs.actions &= ~MVPP2_CLS2_ACT_RSS_MASK;
c3->sram.regs.actions |= (cmd << MVPP2_CLS2_ACT_RSS_OFF);
c3->sram.regs.dup_attr &= ~MVPP2_CLS2_ACT_DUP_ATTR_RSSEN_MASK;
c3->sram.regs.dup_attr |= (rss_en <<
MVPP2_CLS2_ACT_DUP_ATTR_RSSEN_OFF);
return 0;
}
EXPORT_SYMBOL(mv_pp2x_cls_c3_rss_set);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3ModSet(struct mv_pp2x_cls_c3_entry *c3, int data_ptr, int instr_offs, int l4_csum)
{
c3->sram.regs.hwf_attr &= ~MVPP2_CLS2_ACT_HWF_ATTR_DPTR_MASK;
c3->sram.regs.hwf_attr &= ~MVPP2_CLS2_ACT_HWF_ATTR_IPTR_MASK;
c3->sram.regs.hwf_attr &= ~MVPP2_CLS2_ACT_HWF_ATTR_L4CHK_MASK;
c3->sram.regs.hwf_attr |= (data_ptr << MVPP2_CLS2_ACT_HWF_ATTR_DPTR_OFF);
c3->sram.regs.hwf_attr |= (instr_offs << MVPP2_CLS2_ACT_HWF_ATTR_IPTR_OFF);
c3->sram.regs.hwf_attr |= (l4_csum << MVPP2_CLS2_ACT_HWF_ATTR_L4CHK_OFF);
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3ModSet);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3MtuSet(struct mv_pp2x_cls_c3_entry *c3, int mtu_inx)
{
c3->sram.regs.hwf_attr &= ~MVPP2_CLS2_ACT_HWF_ATTR_MTUIDX_MASK;
c3->sram.regs.hwf_attr |= (mtu_inx << MVPP2_CLS2_ACT_HWF_ATTR_MTUIDX_OFF);
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3MtuSet);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3DupSet(struct mv_pp2x_cls_c3_entry *c3, int dupid, int count)
{
/*set flowid and count*/
c3->sram.regs.dup_attr &= ~(MVPP2_CLS2_ACT_DUP_ATTR_DUPID_MASK | MVPP2_CLS2_ACT_DUP_ATTR_DUPCNT_MASK);
c3->sram.regs.dup_attr |= (dupid << MVPP2_CLS2_ACT_DUP_ATTR_DUPID_OFF);
c3->sram.regs.dup_attr |= (count << MVPP2_CLS2_ACT_DUP_ATTR_DUPCNT_OFF);
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3DupSet);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3SeqSet(struct mv_pp2x_cls_c3_entry *c3, int id, int bits_offs, int bits)
{
unsigned int low_bits, high_bits = 0;
if (bits_offs >= DWORD_BITS_LEN)
high_bits = bits;
else if (bits_offs + bits > DWORD_BITS_LEN)
high_bits = (bits_offs + bits) % DWORD_BITS_LEN;
low_bits = bits - high_bits;
/*
*high_bits hold the num of bits that we need to write in seq_h_attr
*low_bits hold the num of bits that we need to write in seq_l_attr
*/
if (low_bits) {
/* mask and set new value in seq_l_attr*/
c3->sram.regs.seq_l_attr &= ~(((1 << low_bits) - 1) << bits_offs);
c3->sram.regs.seq_l_attr |= (id << bits_offs);
}
if (high_bits) {
int high_id = id >> low_bits;
int high_offs = (low_bits == 0) ? (bits_offs % DWORD_BITS_LEN) : 0;
/* mask and set new value in seq_h_attr*/
c3->sram.regs.seq_h_attr &= ~(((1 << high_bits) - 1) << high_offs);
c3->sram.regs.seq_h_attr |= (high_id << high_offs);
}
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3SeqSet);
/*-------------------------------------------------------------------------------*/
int mv_pp2x_cls_c3_hw_read(struct mv_pp2x_hw *hw, struct mv_pp2x_cls_c3_entry *c3, int index)
{
int i, isExt;
u32 regVal = 0;
u32 hashData[MVPP2_CLS3_HASH_DATA_REG_NUM];
u32 hashExtData[MVPP2_CLS3_HASH_EXT_DATA_REG_NUM];
mvPp2ClsC3SwClear(c3);
c3->index = index;
c3->ext_index = NOT_IN_USE;
/* write index */
mv_pp2x_write(hw, MVPP2_CLS3_DB_INDEX_REG, index);
regVal |= (index << MVPP2_CLS3_HASH_OP_TBL_ADDR);
mv_pp2x_write(hw, MVPP2_CLS3_HASH_OP_REG, regVal);
/* read action table */
c3->sram.regs.actions = mv_pp2x_read(hw, MVPP2_CLS3_ACT_REG);
c3->sram.regs.qos_attr = mv_pp2x_read(hw, MVPP2_CLS3_ACT_QOS_ATTR_REG);
c3->sram.regs.hwf_attr = mv_pp2x_read(hw, MVPP2_CLS3_ACT_HWF_ATTR_REG);
c3->sram.regs.dup_attr = mv_pp2x_read(hw, MVPP2_CLS3_ACT_DUP_ATTR_REG);
c3->sram.regs.seq_l_attr = mv_pp2x_read(hw, MVPP2_CLS3_ACT_SEQ_L_ATTR_REG);
c3->sram.regs.seq_h_attr = mv_pp2x_read(hw, MVPP2_CLS3_ACT_SEQ_H_ATTR_REG);
/* read hash data*/
for (i = 0; i < MVPP2_CLS3_HASH_DATA_REG_NUM; i++)
hashData[i] = mv_pp2x_read(hw, MVPP2_CLS3_HASH_DATA_REG(i));
if (mvCls3ShadowTbl[index].size == 0)
/* entry not in use */
return MV_OK;
c3->key.key_ctrl = 0;
if (mvCls3ShadowTbl[index].ext_ptr == NOT_IN_USE) {
isExt = 0;
/* TODO REMOVE NEXT LINES- ONLY FOR INTERNAL VALIDATION */
if ((mvCls3ShadowTbl[index].size == 0) ||
(mvCls3ShadowTbl[index].ext_ptr != NOT_IN_USE)) {
pr_err("%s: SW internal error.\n", __func__);
return MV_ERROR;
}
/*read Multihash entry data*/
c3->key.hek.words[6] = hashData[0]; /* hek 0*/
c3->key.hek.words[7] = hashData[1]; /* hek 1*/
c3->key.hek.words[8] = hashData[2]; /* hek 2*/
/* write key control data to SW */
c3->key.key_ctrl |= (((hashData[3] & KEY_PRT_ID_MASK(isExt)) >>
(KEY_PRT_ID(isExt) % DWORD_BITS_LEN)) << KEY_CTRL_PRT_ID);
c3->key.key_ctrl |= (((hashData[3] & KEY_PRT_ID_TYPE_MASK(isExt)) >>
(KEY_PRT_ID_TYPE(isExt) % DWORD_BITS_LEN)) << KEY_CTRL_PRT_ID_TYPE);
c3->key.key_ctrl |= (((hashData[3] & KEY_LKP_TYPE_MASK(isExt)) >>
(KEY_LKP_TYPE(isExt) % DWORD_BITS_LEN)) << KEY_CTRL_LKP_TYPE);
c3->key.key_ctrl |= (((hashData[3] & KEY_L4_INFO_MASK(isExt)) >>
(KEY_L4_INFO(isExt) % DWORD_BITS_LEN)) << KEY_CTRL_L4);
} else {
isExt = 1;
/* TODO REMOVE NEXT LINES- ONLY FOR INTERNAL VALIDATION */
if ((mvCls3ShadowTbl[index].size == 0) ||
(mvCls3ShadowTbl[index].ext_ptr == NOT_IN_USE)) {
pr_err("%s: SW internal error.\n", __func__);
return MV_ERROR;
}
c3->ext_index = mvCls3ShadowTbl[index].ext_ptr;
/* write extension index */
mv_pp2x_write(hw, MVPP2_CLS3_DB_INDEX_REG, mvCls3ShadowTbl[index].ext_ptr);
/* read hash extesion data*/
for (i = 0; i < MVPP2_CLS3_HASH_EXT_DATA_REG_NUM; i++)
hashExtData[i] = mv_pp2x_read(hw, MVPP2_CLS3_HASH_EXT_DATA_REG(i));
/* heks bytes 35 - 32 */
c3->key.hek.words[8] = ((hashData[2] & 0x00FFFFFF) << 8) | ((hashData[1] & 0xFF000000) >> 24);
/* heks bytes 31 - 28 */
c3->key.hek.words[7] = ((hashData[1] & 0x00FFFFFF) << 8) | ((hashData[0] & 0xFF000000) >> 24);
/* heks bytes 27 - 24 */
c3->key.hek.words[6] = ((hashData[0] & 0x00FFFFFF) << 8) | (hashExtData[6] & 0x000000FF);
c3->key.hek.words[5] = hashExtData[5]; /* heks bytes 23 - 20 */
c3->key.hek.words[4] = hashExtData[4]; /* heks bytes 19 - 16 */
c3->key.hek.words[3] = hashExtData[3]; /* heks bytes 15 - 12 */
c3->key.hek.words[2] = hashExtData[2]; /* heks bytes 11 - 8 */
c3->key.hek.words[1] = hashExtData[1]; /* heks bytes 7 - 4 */
c3->key.hek.words[0] = hashExtData[0]; /* heks bytes 3 - 0 */
/* write key control data to SW*/
c3->key.key_ctrl |= (((hashData[3] & KEY_PRT_ID_MASK(isExt)) >>
(KEY_PRT_ID(isExt) % DWORD_BITS_LEN)) << KEY_CTRL_PRT_ID);
/* PPv2.1 (feature MAS 3.16) LKP_TYPE size and offset changed */
c3->key.key_ctrl |= (((hashData[3] & KEY_PRT_ID_TYPE_MASK(isExt)) >>
(KEY_PRT_ID_TYPE(isExt) % DWORD_BITS_LEN)) << KEY_CTRL_PRT_ID_TYPE);
c3->key.key_ctrl |= ((((hashData[2] & 0xf8000000) >> 27) |
((hashData[3] & 0x1) << 5)) << KEY_CTRL_LKP_TYPE);
c3->key.key_ctrl |= (((hashData[2] & KEY_L4_INFO_MASK(isExt)) >>
(KEY_L4_INFO(isExt) % DWORD_BITS_LEN)) << KEY_CTRL_L4);
}
/* update hek size */
c3->key.key_ctrl |= ((mvCls3ShadowTbl[index].size << KEY_CTRL_HEK_SIZE) & KEY_CTRL_HEK_SIZE_MASK);
return MV_OK;
}
EXPORT_SYMBOL(mv_pp2x_cls_c3_hw_read);
/*-------------------------------------------------------------------------------*/
static int mvPp2ClsC3SwActDump(struct mv_pp2x_cls_c3_entry *c3)
{
pr_info("\n");
/*------------------------------*/
/* actions 0x1D40 */
/*------------------------------*/
pr_info("ACT_TBL: COLOR LOW_Q HIGH_Q FWD POLICER FID RSS\n");
pr_info("CMD: [%1d] [%1d] [%1d] [%1d] [%1d] [%1d] [%1d]\n",
((c3->sram.regs.actions & (MVPP2_CLS2_ACT_COLOR_MASK)) >> MVPP2_CLS2_ACT_COLOR_OFF),
((c3->sram.regs.actions & (MVPP2_CLS2_ACT_QL_MASK)) >> MVPP2_CLS2_ACT_QL_OFF),
((c3->sram.regs.actions & (MVPP2_CLS2_ACT_QH_MASK)) >> MVPP2_CLS2_ACT_QH_OFF),
((c3->sram.regs.actions & MVPP2_CLS2_ACT_FRWD_MASK) >> MVPP2_CLS2_ACT_FRWD_OFF),
((c3->sram.regs.actions & (MVPP2_CLS2_ACT_PLCR_MASK)) >> MVPP2_CLS2_ACT_PLCR_OFF),
((c3->sram.regs.actions & MVPP2_CLS2_ACT_FLD_EN_MASK) >> MVPP2_CLS2_ACT_FLD_EN_OFF),
((c3->sram.regs.actions & MVPP2_CLS2_ACT_RSS_MASK) >> MVPP2_CLS2_ACT_RSS_OFF));
pr_info("VAL: [%1d] [0x%x]\n",
((c3->sram.regs.qos_attr & (MVPP2_CLS2_ACT_QOS_ATTR_QL_MASK)) >> MVPP2_CLS2_ACT_QOS_ATTR_QL_OFF),
((c3->sram.regs.qos_attr & (MVPP2_CLS2_ACT_QOS_ATTR_QH_MASK)) >> MVPP2_CLS2_ACT_QOS_ATTR_QH_OFF));
pr_info("\n");
/*------------------------------*/
/* hwf_attr 0x1D48 */
/*------------------------------*/
pr_info("HWF_ATTR: IPTR DPTR CHKSM MTU_IDX\n");
pr_info(" 0x%1.1x 0x%4.4x %s 0x%1.1x\n",
((c3->sram.regs.hwf_attr & MVPP2_CLS2_ACT_HWF_ATTR_IPTR_MASK) >> MVPP2_CLS2_ACT_HWF_ATTR_IPTR_OFF),
((c3->sram.regs.hwf_attr & MVPP2_CLS2_ACT_HWF_ATTR_DPTR_MASK) >> MVPP2_CLS2_ACT_HWF_ATTR_DPTR_OFF),
(((c3->sram.regs.hwf_attr &
MVPP2_CLS2_ACT_HWF_ATTR_L4CHK_MASK) >> MVPP2_CLS2_ACT_HWF_ATTR_L4CHK_OFF) ? "ENABLE" : "DISABLE"),
((c3->sram.regs.hwf_attr & MVPP2_CLS2_ACT_HWF_ATTR_MTUIDX_MASK) >> MVPP2_CLS2_ACT_HWF_ATTR_MTUIDX_OFF));
pr_info("\n");
/*------------------------------*/
/* dup_attr 0x1D4C */
/*------------------------------*/
pr_info("DUP_ATTR:FID COUNT POLICER [id bank] RSS\n");
pr_info(" 0x%2.2x\t0x%1.1x\t\t[0x%2.2x 0x%1.1x]\t%d\n",
((c3->sram.regs.dup_attr & MVPP2_CLS2_ACT_DUP_ATTR_DUPID_MASK) >> MVPP2_CLS2_ACT_DUP_ATTR_DUPID_OFF),
((c3->sram.regs.dup_attr & MVPP2_CLS2_ACT_DUP_ATTR_DUPCNT_MASK) >> MVPP2_CLS2_ACT_DUP_ATTR_DUPCNT_OFF),
((c3->sram.regs.dup_attr & MVPP2_CLS2_ACT_DUP_ATTR_PLCRID_MASK) >> MVPP2_CLS2_ACT_DUP_ATTR_PLCRID_OFF),
((c3->sram.regs.dup_attr & MVPP2_CLS2_ACT_DUP_ATTR_PLCRBK_MASK) >> MVPP2_CLS2_ACT_DUP_ATTR_PLCRBK_OFF),
((c3->sram.regs.dup_attr & MVPP2_CLS2_ACT_DUP_ATTR_RSSEN_MASK) >> MVPP2_CLS2_ACT_DUP_ATTR_RSSEN_OFF));
pr_info("\n");
pr_info("SEQ_ATTR: HIGH[32:37] LOW[0:31]\n");
pr_info(" 0x%2.2x 0x%8.8x", c3->sram.regs.seq_h_attr, c3->sram.regs.seq_l_attr);
pr_info("\n\n");
return MV_OK;
}
/* retun 1 scan procedure completed */
static int mvPp2ClsC3ScanIsComplete(struct mv_pp2x_hw *hw)
{
unsigned int regVal;
regVal = mv_pp2x_read(hw, MVPP2_CLS3_STATE_REG);
regVal &= MVPP2_CLS3_STATE_SC_DONE_MASK;
regVal >>= MVPP2_CLS3_STATE_SC_DONE;
return regVal;
}
/* return 1 if that the last CPU access (Query,Add or Delete) was completed */
static int mvPp2ClsC3CpuIsDone(struct mv_pp2x_hw *hw)
{
unsigned int regVal;
regVal = mv_pp2x_read(hw, MVPP2_CLS3_STATE_REG);
regVal &= MVPP2_CLS3_STATE_CPU_DONE_MASK;
regVal >>= MVPP2_CLS3_STATE_CPU_DONE;
return regVal;
}
/*-------------------------------------------------------------------------------*/
/*0x0 "ScanCompleted" scan completed and the scan results are ready in hardware*/
/*0x1 "HitCountersClear" The engine is clearing the Hit Counters */
/*0x2 "ScanWait" The engine waits for the scan delay timer */
/*0x3 "ScanInProgress" The scan process is in progress */
/*------------------------------------------------------------------------------*/
static int mvPp2ClsC3ScanStateGet(struct mv_pp2x_hw *hw, int *state)
{
unsigned int regVal;
regVal = mv_pp2x_read(hw, MVPP2_CLS3_STATE_REG);
regVal &= MVPP2_CLS3_STATE_SC_STATE_MASK;
regVal >>= MVPP2_CLS3_STATE_SC_STATE;
*state = regVal;
return MV_OK;
}
/*-------------------------------------------------------------------------------*/
static int mvPp2ClsC3HwQueryAddRelocate(struct mv_pp2x_hw *hw, int new_idx, int max_depth,
int cur_depth, struct mv_pp2x_cls_c3_hash_pair *hash_pair_arr)
{
int status, index_free, idx = 0;
unsigned char occupied_bmp;
struct mv_pp2x_cls_c3_entry local_c3;
int usedIndex[MVPP2_CLS3_HASH_BANKS_NUM] = {0};
if (cur_depth >= max_depth)
return MV_ERROR;
mvPp2ClsC3SwClear(&local_c3);
if (mv_pp2x_cls_c3_hw_read(hw, &local_c3, new_idx)) {
pr_err("%s could not get key for index [0x%x]\n", __func__, new_idx);
return MV_ERROR;
}
if (mvPp2ClsC3HwQuery(hw, &local_c3, &occupied_bmp, usedIndex)) {
pr_err("%s: mvPp2ClsC3HwQuery failed, depth = %d\n", __func__, cur_depth);
return MV_ERROR;
}
/* fill in indices for this key */
for (idx = 0; idx < MVPP2_CLS3_HASH_BANKS_NUM; idx++) {
/* if new index is in the bank index, skip it */
if (new_idx == usedIndex[idx]) {
usedIndex[idx] = 0;
continue;
}
/* found a vacant index */
if (!(occupied_bmp & (1 << idx))) {
index_free = usedIndex[idx];
break;
}
}
/* no free index, recurse and relocate another key */
if (idx == MVPP2_CLS3_HASH_BANKS_NUM) {
/* recurse over all valid indices */
for (idx = 0; idx < MVPP2_CLS3_HASH_BANKS_NUM; idx++) {
if (usedIndex[idx] == 0)
continue;
if (mvPp2ClsC3HwQueryAddRelocate(hw, usedIndex[idx], max_depth,
cur_depth+1, hash_pair_arr) == MV_OK)
break;
}
/* tried relocate, no valid entries found */
if (idx == MVPP2_CLS3_HASH_BANKS_NUM)
return MV_ERROR;
}
/* if we reached here, we found a valid free index */
index_free = usedIndex[idx];
/* new_idx del is not necessary */
/*We do not chage extension tabe*/
status = mvPp2ClsC3HwAdd(hw, &local_c3, index_free, local_c3.ext_index);
/* update the hash pair */
if (hash_pair_arr != NULL) {
hash_pair_arr->old_idx[hash_pair_arr->pair_num] = new_idx;
hash_pair_arr->new_idx[hash_pair_arr->pair_num] = index_free;
hash_pair_arr->pair_num++;
}
if (status != MV_OK) {
pr_err("%s:Error - mvPp2ClsC3HwAdd failed, depth = %d\\n", __func__, cur_depth);
return status;
}
pr_info("key relocated 0x%.3x->0x%.3x\n", new_idx, index_free);
return MV_OK;
}
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3HwMissRead(struct mv_pp2x_hw *hw, struct mv_pp2x_cls_c3_entry *c3, int lkp_type)
{
unsigned int regVal = 0;
mvPp2ClsC3SwClear(c3);
c3->index = lkp_type;
c3->ext_index = NOT_IN_USE;
regVal = (lkp_type << MVPP2_CLS3_HASH_OP_TBL_ADDR) | MVPP2_CLS3_MISS_PTR_MASK;
mv_pp2x_write(hw, MVPP2_CLS3_HASH_OP_REG, regVal);
/* read action table */
c3->sram.regs.actions = mv_pp2x_read(hw, MVPP2_CLS3_ACT_REG);
c3->sram.regs.qos_attr = mv_pp2x_read(hw, MVPP2_CLS3_ACT_QOS_ATTR_REG);
c3->sram.regs.hwf_attr = mv_pp2x_read(hw, MVPP2_CLS3_ACT_HWF_ATTR_REG);
c3->sram.regs.dup_attr = mv_pp2x_read(hw, MVPP2_CLS3_ACT_DUP_ATTR_REG);
c3->sram.regs.seq_l_attr = mv_pp2x_read(hw, MVPP2_CLS3_ACT_SEQ_L_ATTR_REG);
c3->sram.regs.seq_h_attr = mv_pp2x_read(hw, MVPP2_CLS3_ACT_SEQ_H_ATTR_REG);
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3HwMissRead);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3SwDump(struct mv_pp2x_cls_c3_entry *c3)
{
int hekSize;
pr_info("\n");
pr_info("INDEX[0x%3.3x] ", c3->index);
hekSize = ((c3->key.key_ctrl & KEY_CTRL_HEK_SIZE_MASK) >> KEY_CTRL_HEK_SIZE);
/* print extension index if exist*/
if (hekSize > MVPP2_CLS_C3_HEK_BYTES)
/* extension */
pr_info("EXT_INDEX[0x%2.2x] ", c3->ext_index);
else
/* without extension */
pr_info("EXT_INDEX[ NA ] ");
pr_info("SIZE[0x%2.2x] ", hekSize);
pr_info("PRT[ID = 0x%2.2x,TYPE = 0x%1.1x] ",
((c3->key.key_ctrl & KEY_CTRL_PRT_ID_MASK) >> KEY_CTRL_PRT_ID),
((c3->key.key_ctrl & KEY_CTRL_PRT_ID_TYPE_MASK) >> KEY_CTRL_PRT_ID_TYPE));
pr_info("LKP_TYPE[0x%1.1x] ",
((c3->key.key_ctrl & KEY_CTRL_LKP_TYPE_MASK) >> KEY_CTRL_LKP_TYPE));
pr_info("L4INFO[0x%1.1x] ",
((c3->key.key_ctrl & KEY_CTRL_L4_MASK) >> KEY_CTRL_L4));
pr_info("\n\n");
pr_info("HEK ");
if (hekSize > MVPP2_CLS_C3_HEK_BYTES)
/* extension */
printk(HEK_EXT_FMT, HEK_EXT_VAL(c3->key.hek.words));
else
/* without extension */
printk(HEK_FMT, HEK_VAL(c3->key.hek.words));
pr_info("\n");
return mvPp2ClsC3SwActDump(c3);
}
EXPORT_SYMBOL(mvPp2ClsC3SwDump);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3HwDump(struct mv_pp2x_hw *hw)
{
int index;
struct mv_pp2x_cls_c3_entry c3;
mvPp2ClsC3SwClear(&c3);
for (index = 0; index < MVPP2_CLS_C3_HASH_TBL_SIZE; index++) {
if (mvCls3ShadowTbl[index].size > 0) {
mv_pp2x_cls_c3_hw_read(hw, &c3, index);
mvPp2ClsC3SwDump(&c3);
printk("----------------------------------------------------------------------\n");
}
}
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3HwDump);
/*
*All miss entries are valid,
*the key+heks in miss entries are hot in use and this is the
*reason that we dump onlt action table fields
*/
int mvPp2ClsC3HwMissDump(struct mv_pp2x_hw *hw)
{
int index;
struct mv_pp2x_cls_c3_entry c3;
mvPp2ClsC3SwClear(&c3);
for (index = 0; index < MVPP2_CLS_C3_MISS_TBL_SIZE; index++) {
mvPp2ClsC3HwMissRead(hw, &c3, index);
pr_info("INDEX[0x%3.3X]\n", index);
mvPp2ClsC3SwActDump(&c3);
pr_info("----------------------------------------------------------------------\n");
}
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3HwMissDump);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3HwExtDump(struct mv_pp2x_hw *hw)
{
int index, i;
unsigned int hashExtData[MVPP2_CLS3_HASH_EXT_DATA_REG_NUM];
pr_info("INDEX DATA\n");
for (index = 0; index < MVPP2_CLS_C3_EXT_TBL_SIZE; index++) {
if (mvCls3ShadowExtTbl[index] == IN_USE) {
/* write extension index */
mv_pp2x_write(hw, MVPP2_CLS3_DB_INDEX_REG, index);
/* read hash extesion data*/
for (i = 0; i < MVPP2_CLS3_HASH_EXT_DATA_REG_NUM; i++)
hashExtData[i] = mv_pp2x_read(hw, MVPP2_CLS3_HASH_EXT_DATA_REG(i));
pr_info("[0x%2.2x] %8.8x %8.8x %8.8x %8.8x %8.8x %8.8x %8.8x\n",
index, hashExtData[6], hashExtData[5], hashExtData[4],
hashExtData[3], hashExtData[2], hashExtData[1], hashExtData[0]);
}
}
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3HwExtDump);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3ScanNumOfResGet(struct mv_pp2x_hw *hw, int *resNum)
{
unsigned int regVal, scState;
int iter = 0;
do {
mvPp2ClsC3ScanStateGet(hw, &scState);
} while (scState != 0 && ((iter++) < RETRIES_EXCEEDED));/*scan compleated*/
if (iter >= RETRIES_EXCEEDED) {
pr_err("%s:Error - retries exceeded.\n", __func__);
return MV_ERROR;
}
regVal = mv_pp2x_read(hw, MVPP2_CLS3_STATE_REG);
regVal &= MVPP2_CLS3_STATE_NO_OF_SC_RES_MASK;
regVal >>= MVPP2_CLS3_STATE_NO_OF_SC_RES;
*resNum = regVal;
return MV_OK;
}
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3ScanResDump(struct mv_pp2x_hw *hw)
{
int addr, cnt, resNum, index;
mvPp2ClsC3ScanNumOfResGet(hw, &resNum);
pr_info("INDEX ADDRESS COUNTER\n");
for (index = 0; index < resNum; index++) {
mvPp2ClsC3ScanResRead(hw, index, &addr, &cnt);
pr_info("[0x%2.2x]\t[0x%3.3x]\t[0x%6.6x]\n", index, addr, cnt);
}
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3ScanResDump);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3ScanRegs(struct mv_pp2x_hw *hw)
{
unsigned int prop, propVal;
unsigned int treshHold;
treshHold = mv_pp2x_read(hw, MVPP2_CLS3_SC_TH_REG);
prop = mv_pp2x_read(hw, MVPP2_CLS3_SC_PROP_REG);
propVal = mv_pp2x_read(hw, MVPP2_CLS3_SC_PROP_VAL_REG);
pr_info("%-32s: 0x%x = 0x%08x\n", "MV_PP2_CLS3_SC_PROP_REG", MVPP2_CLS3_SC_PROP_REG, prop);
pr_info("%-32s: 0x%x = 0x%08x\n", "MV_PP2_CLS3_SC_PROP_VAL_REG", MVPP2_CLS3_SC_PROP_VAL_REG, propVal);
pr_info("\n");
pr_info("MODE = %s\n", ((MVPP2_CLS3_SC_PROP_TH_MODE_MASK & prop) == 0) ? "Below" : "Above");
pr_info("CLEAR = %s\n", ((MVPP2_CLS3_SC_PROP_CLEAR_MASK & prop) == 0) ? "NoClear" : "Clear ");
/* lookup type */
((MVPP2_CLS3_SC_PROP_LKP_TYPE_EN_MASK & prop) == 0) ?
pr_info("LKP_TYPE = NA\n") :
pr_info("LKP_TYPE = 0x%x\n",
((MVPP2_CLS3_SC_PROP_LKP_TYPE_MASK & prop) >> MVPP2_CLS3_SC_PROP_LKP_TYPE));
/* start index */
pr_info("START = 0x%x\n", (MVPP2_CLS3_SC_PROP_START_ENTRY_MASK & prop) >> MVPP2_CLS3_SC_PROP_START_ENTRY);
/* threshold */
pr_info("THRESHOLD = 0x%x\n", (MVPP2_CLS3_SC_TH_MASK & treshHold) >> MVPP2_CLS3_SC_TH);
/* delay value */
pr_info("DELAY = 0x%x\n\n",
(MVPP2_CLS3_SC_PROP_VAL_DELAY_MASK & propVal) >> MVPP2_CLS3_SC_PROP_VAL_DELAY);
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3ScanRegs);
/*-------------------------------------------------------------------------------*/
/* if index or occupied_bmp is NULL dump the data */
/* index[] size must be 8 */
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3HwQuery(struct mv_pp2x_hw *hw, struct mv_pp2x_cls_c3_entry *c3, unsigned char *occupied_bmp, int index[])
{
int idx = 0;
u32 regVal = 0;
/* write key control */
mv_pp2x_write(hw, MVPP2_CLS3_KEY_CTRL_REG, c3->key.key_ctrl);
/* write hek */
for (idx = 0; idx < MVPP2_CLS_C3_EXT_HEK_WORDS; idx++)
mv_pp2x_write(hw, MVPP2_CLS3_KEY_HEK_REG(idx), c3->key.hek.words[idx]);
/*trigger query operation*/
mv_pp2x_write(hw, MVPP2_CLS3_QRY_ACT_REG, (1 << MVPP2_CLS3_QRY_ACT));
idx = 0;
while (!mvPp2ClsC3CpuIsDone(hw))
if (++idx >= RETRIES_EXCEEDED) {
pr_err("%s:Error - retries exceeded.\n", __func__);
return MV_ERROR;
}
regVal = mv_pp2x_read(hw, MVPP2_CLS3_STATE_REG) & MVPP2_CLS3_STATE_OCCIPIED_MASK;
regVal = regVal >> MVPP2_CLS3_STATE_OCCIPIED;
if ((!occupied_bmp) || (!index)) {
/* print to screen - call from sysfs*/
for (idx = 0; idx < MVPP2_CLS3_HASH_BANKS_NUM; idx++)
pr_info("0x%8.8x %s\n",
mv_pp2x_read(hw, MVPP2_CLS3_QRY_RES_HASH_REG(idx)),
(regVal & (1 << idx)) ? "OCCUPIED" : "FREE");
return MV_OK;
}
*occupied_bmp = regVal;
for (idx = 0; idx < MVPP2_CLS3_HASH_BANKS_NUM; idx++)
index[idx] = mv_pp2x_read(hw, MVPP2_CLS3_QRY_RES_HASH_REG(idx));
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3HwQuery);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3HitCntrsRead(struct mv_pp2x_hw *hw, int index, u32 *cntr)
{
u32 counter;
/*write entry index*/
mv_pp2x_write(hw, MVPP2_CLS3_DB_INDEX_REG, index);
/*counter read*/
counter = mv_pp2x_read(hw, MVPP2_CLS3_HIT_COUNTER_REG) & MVPP2_CLS3_HIT_COUNTER_MASK;
if (!cntr)
pr_info("ADDR:0x%3.3x COUNTER VAL:0x%6.6x\n", index, counter);
else
*cntr = counter;
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3HitCntrsRead);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3HitCntrsMissRead(struct mv_pp2x_hw *hw, int lkp_type, u32 *cntr)
{
u32 counter;
int index;
/*set miss bit to 1*/
index = (lkp_type | MVPP2_CLS3_DB_MISS_MASK);
/*write entry index*/
mv_pp2x_write(hw, MVPP2_CLS3_DB_INDEX_REG, index);
/*counter read*/
counter = mv_pp2x_read(hw, MVPP2_CLS3_HIT_COUNTER_REG) & MVPP2_CLS3_HIT_COUNTER_MASK;
if (!cntr)
pr_info("LKPT:0x%3.3x COUNTER VAL:0x%6.6x\n", lkp_type, counter);
else
*cntr = counter;
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3HitCntrsMissRead);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3HitCntrsReadAll(struct mv_pp2x_hw *hw)
{
unsigned int counter, index;
for (index = 0; index < MVPP2_CLS_C3_HASH_TBL_SIZE; index++) {
mvPp2ClsC3HitCntrsRead(hw, index, &counter);
/* skip initial counter value */
if (counter == 0)
continue;
pr_info("ADDR:0x%3.3x COUNTER VAL:0x%6.6x\n", index, counter);
}
for (index = 0; index < MVPP2_CLS_C3_MISS_TBL_SIZE; index++) {
mvPp2ClsC3HitCntrsMissRead(hw, index, &counter);
/* skip initial counter value */
if (counter == 0)
continue;
pr_info("LKPT:0x%3.3x COUNTER VAL:0x%6.6x\n", index, counter);
}
return MV_OK;
}
EXPORT_SYMBOL(mvPp2ClsC3HitCntrsReadAll);
/*-------------------------------------------------------------------------------*/
int mvPp2ClsC3HwQueryAdd(struct mv_pp2x_hw *hw, struct mv_pp2x_cls_c3_entry *c3, int max_search_depth,
struct mv_pp2x_cls_c3_hash_pair *hash_pair_arr)
{
int usedIndex[MVPP2_CLS3_HASH_BANKS_NUM] = {0};
unsigned char occupied_bmp;
int idx, index_free, hekSize, status, ext_index = 0;
status = mvPp2ClsC3HwQuery(hw, c3, &occupied_bmp, usedIndex);
if (status != MV_OK) {
pr_err("%s:Error - mvPp2ClsC3HwQuery failed\n", __func__);
return status;
}
/* Select avaliable entry index */
for (idx = 0; idx < MVPP2_CLS3_HASH_BANKS_NUM; idx++) {
if (!(occupied_bmp & (1 << idx)))
break;
}