This repository has been archived by the owner on Aug 12, 2020. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathvertex6_gtx_tx_component.xco
411 lines (411 loc) · 11.7 KB
/
vertex6_gtx_tx_component.xco
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
##############################################################
#
# Xilinx Core Generator version 14.1
# Date: Wed Oct 23 05:24:58 2019
#
##############################################################
#
# This file contains the customisation parameters for a
# Xilinx CORE Generator IP GUI. It is strongly recommended
# that you do not manually alter this file as it may cause
# unexpected and unsupported behavior.
#
##############################################################
#
# Generated from component: xilinx.com:ip:v6_gtxwizard:1.12
#
##############################################################
#
# BEGIN Project Options
SET addpads = false
SET asysymbol = true
SET busformat = BusFormatAngleBracketNotRipped
SET createndf = false
SET designentry = Verilog
SET device = xc6vsx315t
SET devicefamily = virtex6
SET flowvendor = Other
SET formalverification = false
SET foundationsym = false
SET implementationfiletype = Ngc
SET package = ff1156
SET removerpms = false
SET simulationfiles = Behavioral
SET speedgrade = -2
SET verilogsim = true
SET vhdlsim = false
# END Project Options
# BEGIN Select
SELECT Virtex-6_FPGA_GTX_Transceiver_Wizard xilinx.com:ip:v6_gtxwizard:1.12
# END Select
# BEGIN Parameters
CSET advanced_clocking=false
CSET bytes_to_reduce_error=8
CSET cb_seq_1_1=00000000
CSET cb_seq_1_1_disp=false
CSET cb_seq_1_1_k=false
CSET cb_seq_1_1_mask=true
CSET cb_seq_1_2=00000000
CSET cb_seq_1_2_disp=false
CSET cb_seq_1_2_k=false
CSET cb_seq_1_2_mask=true
CSET cb_seq_1_3=00000000
CSET cb_seq_1_3_disp=false
CSET cb_seq_1_3_k=false
CSET cb_seq_1_3_mask=true
CSET cb_seq_1_4=00000000
CSET cb_seq_1_4_disp=false
CSET cb_seq_1_4_k=false
CSET cb_seq_1_4_mask=true
CSET cb_seq_2_1=00000000
CSET cb_seq_2_1_disp=false
CSET cb_seq_2_1_k=false
CSET cb_seq_2_1_mask=true
CSET cb_seq_2_2=00000000
CSET cb_seq_2_2_disp=false
CSET cb_seq_2_2_k=false
CSET cb_seq_2_2_mask=true
CSET cb_seq_2_3=00000000
CSET cb_seq_2_3_disp=false
CSET cb_seq_2_3_k=false
CSET cb_seq_2_3_mask=true
CSET cb_seq_2_4=00000000
CSET cb_seq_2_4_disp=false
CSET cb_seq_2_4_k=false
CSET cb_seq_2_4_mask=true
CSET cb_sequence_1_max_skew=1
CSET cb_sequence_2_max_skew=1
CSET cb_sequence_length=1
CSET cc_keep_one_idle=false
CSET cc_seq_1_1=00000000
CSET cc_seq_1_1_disp=false
CSET cc_seq_1_1_k=true
CSET cc_seq_1_1_mask=true
CSET cc_seq_1_2=00000000
CSET cc_seq_1_2_disp=false
CSET cc_seq_1_2_k=true
CSET cc_seq_1_2_mask=true
CSET cc_seq_1_3=00000000
CSET cc_seq_1_3_disp=false
CSET cc_seq_1_3_k=true
CSET cc_seq_1_3_mask=true
CSET cc_seq_1_4=00000000
CSET cc_seq_1_4_disp=false
CSET cc_seq_1_4_k=true
CSET cc_seq_1_4_mask=true
CSET cc_seq_2_1=00000000
CSET cc_seq_2_1_disp=false
CSET cc_seq_2_1_k=true
CSET cc_seq_2_1_mask=true
CSET cc_seq_2_2=00000000
CSET cc_seq_2_2_disp=false
CSET cc_seq_2_2_k=true
CSET cc_seq_2_2_mask=true
CSET cc_seq_2_3=00000000
CSET cc_seq_2_3_disp=false
CSET cc_seq_2_3_k=true
CSET cc_seq_2_3_mask=true
CSET cc_seq_2_4=00000000
CSET cc_seq_2_4_disp=false
CSET cc_seq_2_4_k=true
CSET cc_seq_2_4_mask=true
CSET cc_sequence_length=1
CSET cdr_ph_adj_time=10100
CSET chan_bond_keep_align=false
CSET chan_bond_seq_2_cfg=00000
CSET clk_cor_precedence=CC
CSET clk_cor_repeat_wait=0
CSET column=Left
CSET com_burst_val=15
CSET comma_alignment=Any_Byte_Boundary
CSET comma_double=false
CSET comma_mask=1111111111
CSET comma_preset=K28.5
CSET component_name=vertex6_gtx_tx_component
CSET dec_mcomma_detect=false
CSET dec_pcomma_detect=false
CSET dec_valid_comma_only=false
CSET decoding=8B/10B
CSET dfe_mode=Fixed_tap_mode
CSET disable_ac_coupling=false
CSET driver_swing=Use_TXDIFFCTRL_Port
CSET en_idle_reset_buf=false
CSET enable_dfe=false
CSET encoding=8B/10B
CSET errors_to_lose_sync=128
CSET fifo_lower_bounds=14
CSET fifo_upper_bounds=16
CSET highpass_pole_location=Use_RXEQPOLE_Port
CSET max_cb_level=7
CSET mcomma_detect=true
CSET minus_comma=1010000011
CSET oob_clk_divider=0000000
CSET pci_express_mode=false
CSET pcomma_detect=true
CSET pll_sata=false
CSET plus_comma=0101111100
CSET postemphasis_level=Use_TXPOSTEMPHASIS_Port
CSET ppm_offset=0_(Synchronous)
CSET preemphasis_level=Use_TXPREEMPHASIS_Port
CSET protocol_file=Start_from_scratch
CSET refclk_ac_coupling_x0_y0=false
CSET refclk_ac_coupling_x0_y1=false
CSET refclk_ac_coupling_x0_y10=false
CSET refclk_ac_coupling_x0_y11=false
CSET refclk_ac_coupling_x0_y12=false
CSET refclk_ac_coupling_x0_y13=false
CSET refclk_ac_coupling_x0_y14=false
CSET refclk_ac_coupling_x0_y15=false
CSET refclk_ac_coupling_x0_y16=false
CSET refclk_ac_coupling_x0_y17=false
CSET refclk_ac_coupling_x0_y18=false
CSET refclk_ac_coupling_x0_y19=false
CSET refclk_ac_coupling_x0_y2=false
CSET refclk_ac_coupling_x0_y20=false
CSET refclk_ac_coupling_x0_y21=false
CSET refclk_ac_coupling_x0_y22=false
CSET refclk_ac_coupling_x0_y23=false
CSET refclk_ac_coupling_x0_y3=false
CSET refclk_ac_coupling_x0_y4=false
CSET refclk_ac_coupling_x0_y5=false
CSET refclk_ac_coupling_x0_y6=false
CSET refclk_ac_coupling_x0_y7=false
CSET refclk_ac_coupling_x0_y8=false
CSET refclk_ac_coupling_x0_y9=false
CSET rx_datapath_width=8
CSET rx_decode_seq_match=true
CSET rx_divider=/4
CSET rx_en_idle_hold_cdr=false
CSET rx_en_idle_hold_dfe=true
CSET rx_en_idle_reset_fr=false
CSET rx_en_idle_reset_ph=false
CSET rx_en_mode_reset_buf=true
CSET rx_en_rate_reset_buf=true
CSET rx_en_realign_reset_buf=false
CSET rx_fifo_addr_mode=FULL
CSET rx_idle_hi_cnt=1000
CSET rx_idle_lo_cnt=0000
CSET rx_line_rate=1
CSET rx_oob_threshold=011
CSET rx_refclk_x0_y0=REFCLK0_Q0
CSET rx_refclk_x0_y1=REFCLK1_Q0
CSET rx_refclk_x0_y10=REFCLK1_Q2
CSET rx_refclk_x0_y11=REFCLK1_Q2
CSET rx_refclk_x0_y12=REFCLK1_Q3
CSET rx_refclk_x0_y13=REFCLK1_Q3
CSET rx_refclk_x0_y14=REFCLK1_Q3
CSET rx_refclk_x0_y15=REFCLK1_Q3
CSET rx_refclk_x0_y16=REFCLK1_Q4
CSET rx_refclk_x0_y17=REFCLK1_Q4
CSET rx_refclk_x0_y18=REFCLK1_Q4
CSET rx_refclk_x0_y19=REFCLK1_Q4
CSET rx_refclk_x0_y2=REFCLK1_Q0
CSET rx_refclk_x0_y20=REFCLK1_Q5
CSET rx_refclk_x0_y21=REFCLK1_Q5
CSET rx_refclk_x0_y22=REFCLK1_Q5
CSET rx_refclk_x0_y23=REFCLK1_Q5
CSET rx_refclk_x0_y24=REFCLK1_Q6
CSET rx_refclk_x0_y25=REFCLK1_Q6
CSET rx_refclk_x0_y26=REFCLK1_Q6
CSET rx_refclk_x0_y27=REFCLK1_Q6
CSET rx_refclk_x0_y28=REFCLK1_Q7
CSET rx_refclk_x0_y29=REFCLK1_Q7
CSET rx_refclk_x0_y3=REFCLK1_Q0
CSET rx_refclk_x0_y30=REFCLK1_Q7
CSET rx_refclk_x0_y31=REFCLK1_Q7
CSET rx_refclk_x0_y32=REFCLK1_Q8
CSET rx_refclk_x0_y33=REFCLK1_Q8
CSET rx_refclk_x0_y34=REFCLK1_Q8
CSET rx_refclk_x0_y35=REFCLK1_Q8
CSET rx_refclk_x0_y4=REFCLK1_Q1
CSET rx_refclk_x0_y5=REFCLK1_Q1
CSET rx_refclk_x0_y6=REFCLK1_Q1
CSET rx_refclk_x0_y7=REFCLK1_Q1
CSET rx_refclk_x0_y8=REFCLK1_Q2
CSET rx_refclk_x0_y9=REFCLK1_Q2
CSET rx_reference_clock=500.00
CSET rx_slide_mode=OFF
CSET rx_termination_voltage=MGTAVTT
CSET rxlossofsyncport=false
CSET rxrecclk_source=AUTO
CSET rxrundisp_indicates_cc=false
CSET rxusrclk_source=TXOUTCLK
CSET sas_max_comsas=52
CSET sas_min_comsas=40
CSET sata_burst_val=4
CSET sata_idle_val=4
CSET second_order_cdr_loop=false
CSET show_realign_comma=true
CSET sync_app=true
CSET termination_ctrl=00000
CSET termination_imp=50
CSET termination_ovrd=false
CSET trans_time_from_p2=60
CSET trans_time_non_p2=25
CSET trans_time_rate=FF
CSET trans_time_to_p2=100
CSET tx_datapath_width=8
CSET tx_divider=/4
CSET tx_drive_mode=DIRECT
CSET tx_en_rate_reset_buf=true
CSET tx_idle_assert_delay=100
CSET tx_idle_deassert_delay=010
CSET tx_line_rate=1
CSET tx_refclk_x0_y0=REFCLK0_Q0
CSET tx_refclk_x0_y1=use_rx_pll
CSET tx_refclk_x0_y10=use_rx_pll
CSET tx_refclk_x0_y11=use_rx_pll
CSET tx_refclk_x0_y12=use_rx_pll
CSET tx_refclk_x0_y13=use_rx_pll
CSET tx_refclk_x0_y14=use_rx_pll
CSET tx_refclk_x0_y15=use_rx_pll
CSET tx_refclk_x0_y16=use_rx_pll
CSET tx_refclk_x0_y17=use_rx_pll
CSET tx_refclk_x0_y18=use_rx_pll
CSET tx_refclk_x0_y19=use_rx_pll
CSET tx_refclk_x0_y2=use_rx_pll
CSET tx_refclk_x0_y20=use_rx_pll
CSET tx_refclk_x0_y21=use_rx_pll
CSET tx_refclk_x0_y22=use_rx_pll
CSET tx_refclk_x0_y23=use_rx_pll
CSET tx_refclk_x0_y24=use_rx_pll
CSET tx_refclk_x0_y25=use_rx_pll
CSET tx_refclk_x0_y26=use_rx_pll
CSET tx_refclk_x0_y27=use_rx_pll
CSET tx_refclk_x0_y28=use_rx_pll
CSET tx_refclk_x0_y29=use_rx_pll
CSET tx_refclk_x0_y3=use_rx_pll
CSET tx_refclk_x0_y30=use_rx_pll
CSET tx_refclk_x0_y31=use_rx_pll
CSET tx_refclk_x0_y32=use_rx_pll
CSET tx_refclk_x0_y33=use_rx_pll
CSET tx_refclk_x0_y34=use_rx_pll
CSET tx_refclk_x0_y35=use_rx_pll
CSET tx_refclk_x0_y4=use_rx_pll
CSET tx_refclk_x0_y5=use_rx_pll
CSET tx_refclk_x0_y6=use_rx_pll
CSET tx_refclk_x0_y7=use_rx_pll
CSET tx_refclk_x0_y8=use_rx_pll
CSET tx_refclk_x0_y9=use_rx_pll
CSET tx_reference_clock=500.00
CSET tx_tdcc_cfg=11
CSET txoutclk_source=AUTO
CSET txpll_sata=00
CSET txrx_invert=00011
CSET txusrclk_source=TXOUTCLK
CSET use_cb=false
CSET use_cc=false
CSET use_comma_detect=true
CSET use_external_rxusrclk=false
CSET use_external_txusrclk=false
CSET use_gtx_x0_y0=true
CSET use_gtx_x0_y1=false
CSET use_gtx_x0_y10=false
CSET use_gtx_x0_y11=false
CSET use_gtx_x0_y12=false
CSET use_gtx_x0_y13=false
CSET use_gtx_x0_y14=false
CSET use_gtx_x0_y15=false
CSET use_gtx_x0_y16=false
CSET use_gtx_x0_y17=false
CSET use_gtx_x0_y18=false
CSET use_gtx_x0_y19=false
CSET use_gtx_x0_y2=false
CSET use_gtx_x0_y20=false
CSET use_gtx_x0_y21=false
CSET use_gtx_x0_y22=false
CSET use_gtx_x0_y23=false
CSET use_gtx_x0_y24=false
CSET use_gtx_x0_y25=false
CSET use_gtx_x0_y26=false
CSET use_gtx_x0_y27=false
CSET use_gtx_x0_y28=false
CSET use_gtx_x0_y29=false
CSET use_gtx_x0_y3=false
CSET use_gtx_x0_y30=false
CSET use_gtx_x0_y31=false
CSET use_gtx_x0_y32=false
CSET use_gtx_x0_y33=false
CSET use_gtx_x0_y34=false
CSET use_gtx_x0_y35=false
CSET use_gtx_x0_y4=false
CSET use_gtx_x0_y5=false
CSET use_gtx_x0_y6=false
CSET use_gtx_x0_y7=false
CSET use_gtx_x0_y8=false
CSET use_gtx_x0_y9=false
CSET use_no_rx=false
CSET use_no_tx=false
CSET use_port_comfinish=false
CSET use_port_cominitdet=false
CSET use_port_comsasdet=false
CSET use_port_comwakedet=false
CSET use_port_drp=false
CSET use_port_enmcommaalign=true
CSET use_port_enpcommaalign=true
CSET use_port_gtxtest=false
CSET use_port_loopback=true
CSET use_port_phystatus=false
CSET use_port_plllkdet=true
CSET use_port_plllkdeten=true
CSET use_port_pllpowerdown=false
CSET use_port_refclkpowerdown=false
CSET use_port_rxbufreset=false
CSET use_port_rxbufstatus=false
CSET use_port_rxbyteisaligned=false
CSET use_port_rxbyterealign=false
CSET use_port_rxcdrreset=false
CSET use_port_rxchariscomma=false
CSET use_port_rxcharisk=true
CSET use_port_rxcommadet=true
CSET use_port_rxlossofsync=false
CSET use_port_rxoversampleerr=false
CSET use_port_rxpolarity=false
CSET use_port_rxpowerdown=false
CSET use_port_rxrate=false
CSET use_port_rxrecclk=false
CSET use_port_rxreset=false
CSET use_port_rxrundisp=false
CSET use_port_rxslide=false
CSET use_port_rxstatus=false
CSET use_port_rxvalid=false
CSET use_port_txbufstatus=false
CSET use_port_txbypass8b10b=false
CSET use_port_txchardispmode=false
CSET use_port_txchardispval=false
CSET use_port_txcominit=false
CSET use_port_txcomsas=false
CSET use_port_txcomwake=false
CSET use_port_txdetectrx=false
CSET use_port_txelecidle=false
CSET use_port_txenprbstst=false
CSET use_port_txinhibit=false
CSET use_port_txkerr=false
CSET use_port_txoutclk=true
CSET use_port_txpolarity=false
CSET use_port_txpowerdown=false
CSET use_port_txprbsforceerr=false
CSET use_port_txrate=false
CSET use_port_txreset=false
CSET use_port_txrundisp=false
CSET use_prbs_detector=false
CSET use_resistor_cal_circuit=false
CSET use_rx_eq=false
CSET use_rx_oob=false
CSET use_rx_oversampling=false
CSET use_rxbuffer=true
CSET use_rxpllrefclk=false
CSET use_rxprbserr_loopback=false
CSET use_turbo_mode=false
CSET use_two_cb_sequences=false
CSET use_two_cc_sequences=false
CSET use_tx_oversampling=false
CSET use_txbuffer=true
CSET use_txpllrefclk=false
CSET wideband_highpass_mix=Use_RXEQMIX_Port
# END Parameters
# BEGIN Extra information
MISC pkg_timestamp=2011-04-08T05:24:23Z
# END Extra information
GENERATE
# CRC: f1c7e5b5