-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathinterrupts.c
179 lines (164 loc) · 3.74 KB
/
interrupts.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
#include "interrupts.h"
//#include "Timer.h"
static uint8_t u8global_int_enabled = 0;
static uint8_t u8prepheral_int_enabled = 0;
ptr_to_Fun TIMER0OVF_INT ;
ptr_to_Fun TIMER1OVF_INT ;
ptr_to_Fun TIMER2OVF_INT ;
ptr_to_Fun ADC_INT ;
void __interrupt () checkmyisr(void)
{
if((INTCON & TMR0IF )&&(INTCON & TMR0IE))
{
// timer0_interrupt_ovfRoutine();
TIMER0OVF_INT();
}
if((PIR1 & TMR1IF )&&(PIE1 & TMR1IE))
{
// timer0_interrupt_ovfRoutine();
TIMER1OVF_INT();
}
if((PIR1 & TMR2IF )&&(PIE1 & TMR2IE))
{
// timer0_interrupt_ovfRoutine();
TIMER2OVF_INT();
}
if((PIR1 & ADIF )&&(PIE1 & ADIE))
{
// timer0_interrupt_ovfRoutine();
ADC_INT();
}
}
ERROR_STATUS special_int_enable(uint8_t u8_interrupt_prepherals)
{
uint8_t ret_error = 0;
switch (u8_interrupt_prepherals) {
case TIMR0:
INTCON |=TIMER0_INTERRUPT_MODE;
if(u8global_int_enabled == 0)
INTCON |=GLOBAL_INTERRUPT_ENABLE;
u8global_int_enabled=1;
break;
case TIMR1 :
global_int_enable();
PIE1 |= TIMER1_INTERRUPT_MODE;
if(u8prepheral_int_enabled == 0)
INTCON |= PEIE;
u8prepheral_int_enabled=1;
/*enable preheral interrupt*/
/*enable Timer1 interrupt*/
break;
case TIMR2:
global_int_enable();
/*enable preheral interrupt*/
if(u8prepheral_int_enabled == 0)
INTCON |= PEIE;
u8prepheral_int_enabled=1;
/*enable Timer2 interrupt*/
PIE1 |= TIMER2_INTERRUPT_MODE;
break;
case EXTERNAL_INTERRUPT :
global_int_enable();
/*enable preheral interrupt*/
if(u8prepheral_int_enabled == 0)
INTCON |= PEIE;
u8prepheral_int_enabled=1;
/*enable EXT interrupt*/
break;
case ADC_INTERRUPT:
global_int_enable();
/*enable preheral interrupt*/
if(u8prepheral_int_enabled == 0)
INTCON |= PEIE;
u8prepheral_int_enabled=1;
/*Enable ADC interrupt*/
PIE1 |= ADIE;
break;
default :
ret_error += E_NOK + INVALID_ARG;
}
return ret_error;
}
ERROR_STATUS special_int_disable(uint8_t u8_interrupt_prepherals)
{ uint8_t ret_error = E_OK;
switch (u8_interrupt_prepherals) {
case TIMR0:
INTCON &= TIMER0_POOLING_MODE;
break;
case TIMR1 :
PIE1 &= TIMER1_POOLING_MODE;
break;
case TIMR2:
PIE1 &= TIMER2_POOLING_MODE;
break;
case EXTERNAL_INTERRUPT :
break;
case ADC_INTERRUPT:
PIE1 &= (~ADIE);
default:
ret_error += E_NOK + INVALID_ARG;
break;
}
return ret_error;
}
ERROR_STATUS read_int_flag(uint8_t u8_interrupt_prepherals ,uint8_t * ptr_to_flag)
{
uint8_t ret_error = E_OK;
switch (u8_interrupt_prepherals) {
case TIMR0:
*ptr_to_flag = READBIT(INTCON,TMR0IF);
break;
case TIMR1 :
*ptr_to_flag = READBIT(PIR1,TMR1IF);
break;
case TIMR2:
*ptr_to_flag = READBIT(PIR1,TMR2IF);
break;
case EXTERNAL_INTERRUPT :
break;
case ADC_INTERRUPT :
// *ptr_to_flag = READBIT(PIR1,ADIF);
*ptr_to_flag = PIR1 & ADIF;
break;
default:
ret_error += E_NOK + INVALID_ARG;
break;
}
return ret_error;
}
ERROR_STATUS clear_int_flag(uint8_t u8_interrupt_prepherals)
{
uint8_t ret_error = E_OK;
switch (u8_interrupt_prepherals) {
case TIMR0:
CLEAR_BIT(INTCON,TMR0IF);
break;
case TIMR1 :
CLEAR_BIT(PIR1,TMR1IF);
break;
case TIMR2:
CLEAR_BIT(PIR1,TMR2IF);
break;
case EXTERNAL_INTERRUPT :
break;
case ADC_INTERRUPT:
// CLEAR_BIT(PIR1,ADIF);
PIR1 &= (~ADIF);
break;
default:
ret_error += E_NOK + INVALID_ARG;
break;
}
return ret_error;
}
void global_int_enable(void)
{
if(u8global_int_enabled == 0)
INTCON |=GLOBAL_INTERRUPT_ENABLE;
u8global_int_enabled=1;
}
void global_int_disable(void)
{
u8global_int_enabled = 0;
INTCON &= GLOBAL_INTERRUPT_DISABLE;
}