xc7a100t_core.sch

EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 8
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1830 1400 1834 1184
U 6573C9F8
F0 "Power" 50
F1 "power.sch" 50
$EndSheet
$Sheet
S 5004 1404 1618 1294
U 65A8B9F5
F0 "Jtag" 50
F1 "jtag.sch" 50
$EndSheet
$Sheet
S 8024 1400 1542 1304
U 695117B8
F0 "etherMPII" 50
F1 "etherMPII.sch" 50
$EndSheet
$Sheet
S 10560 1506 1714 1160
U 6587B847
F0 "ddr3_8M16x8" 50
F1 "ddr3_8M16x8.sch" 50
$EndSheet
$Sheet
S 4994 3714 1614 1248
U 6590AB78
F0 "fpga_cd" 50
F1 "fpga_c_d.sch" 50
$EndSheet
$Sheet
S 1786 3470 1660 1114
U 657F3EE0
F0 "fpga_ab" 50
F1 "fpga_ab.sch" 50
$EndSheet
$Sheet
S 8020 3718 1546 1242
U 6639721A
F0 "b2b_conn" 50
F1 "b2b_conn.sch" 50
$EndSheet
$EndSCHEMATC