{"payload":{"header_redesign_enabled":false,"results":[{"id":"571486593","archived":false,"color":"#b2b7f8","followers":14,"has_funding_file":false,"hl_name":"OrsuVenkataKrishnaiah1235/RTL-Coding","hl_trunc_description":"\"Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS\"","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":571486593,"name":"RTL-Coding","owner_id":119290590,"owner_login":"OrsuVenkataKrishnaiah1235","updated_at":"2023-08-13T07:13:52.937Z","has_issues":true}},"sponsorable":false,"topics":["fpga","vhdl","rtl","verilog","hdlbits","asic-design","rtl-design-and-verification","rtl-coding","hdlbitssolution"],"type":"Public template","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":73,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AOrsuVenkataKrishnaiah1235%252FRTL-Coding%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/OrsuVenkataKrishnaiah1235/RTL-Coding/star":{"post":"PAHBo2ALgNX6V0-2yABgW_R10Nw2bCl5IiYKlJI1spEbPOP19aXPpm83D1Ct_AJy0kDw9rNp5nx7K_iy8Jy-yw"},"/OrsuVenkataKrishnaiah1235/RTL-Coding/unstar":{"post":"-rIGBihud0mC7DJDLqyhXi26E1X3MoItnriISmP6838zd_0ZmQvfSxsGlC_4u4FEK5EQn-5DaTz-TtZ6KeNduQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"u64b4B1VAsq24SzS1IHRiFFjdAsY4iYymjG55A6Qz6Mz0Q4KorlFjiahtjUK9MvKsNBITzw_6ghNn2CJRkYhmw"}}},"title":"Repository search results"}