Skip to content

Commit c6d47be

Browse files
authored
Merge pull request #60 from PyFPGA/add-fwk-project
Add fwk project
2 parents 8587e0b + 99cffc3 commit c6d47be

File tree

3 files changed

+10
-1
lines changed

3 files changed

+10
-1
lines changed

.github/workflows/lint.yml

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2,6 +2,10 @@ name: 'lint'
22

33
on:
44
push:
5+
paths:
6+
- 'examples/**'
7+
- 'pyfpga/**'
8+
- 'tests/**'
59

610
jobs:
711
lint:

.github/workflows/test.yml

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2,6 +2,10 @@ name: 'test'
22

33
on:
44
push:
5+
paths:
6+
- 'examples/projects/**'
7+
- 'pyfpga/**'
8+
- 'tests/**'
59

610
jobs:
711
test:

README.md

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -78,7 +78,8 @@ pip install -e .
7878
## Similar projects
7979

8080
* [edalize](https://github.com/olofk/edalize): an abstraction library for interfacing EDA tools.
81-
* [Hdlmake](https://ohwr.org/project/hdl-make): tool for generating multi-purpose makefiles for FPGA projects.
81+
* Firmware Framework ([FWK](https://gitlab.desy.de/fpgafw/fwk)): set of scripts and functions/procedures that combine all the input files needed to produce build.
8282
* HDL On Git ([Hog](https://gitlab.com/hog-cern/Hog)): a set of Tcl/Shell scripts plus a suitable methodology to handle HDL designs in a GitLab repository.
83+
* [Hdlmake](https://ohwr.org/project/hdl-make): tool for generating multi-purpose makefiles for FPGA projects.
8384
* IPbus Builder ([IPBB](https://github.com/ipbus/ipbb)): a tool for streamlining the synthesis, implementation and simulation of modular firmware projects over multiple platforms.
8485
* [tsfpga](https://github.com/tsfpga/tsfpga): a flexible and scalable development platform for modern FPGA projects.

0 commit comments

Comments
 (0)