Skip to content
This repository has been archived by the owner on Dec 18, 2021. It is now read-only.

Note on upcoming refactor of memory layout #38

Open
GiggleLiu opened this issue Nov 29, 2019 · 0 comments
Open

Note on upcoming refactor of memory layout #38

GiggleLiu opened this issue Nov 29, 2019 · 0 comments

Comments

@GiggleLiu
Copy link
Member

GiggleLiu commented Nov 29, 2019 •
edited
Loading

To improve the performance of batched registers, we will swith the storage to batch-as-row layout.

Some unpleasant changes

  • for batch-as-row storage, the input matrix should be transpose to be multiplied on left.
  • it is more effective to focus on last n bits rather than first n bits.
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@GiggleLiu