diff --git a/html/_r_e_a_d_m_e_8md.html b/html/_r_e_a_d_m_e_8md.html new file mode 100644 index 0000000..f54fb72 --- /dev/null +++ b/html/_r_e_a_d_m_e_8md.html @@ -0,0 +1,84 @@ + + + + + + + +sarmfsw: SMFSW Toolbox (for ARM & compatible with Arduino platform): README.md File Reference + + + + + + + + + + + +
+
+ + + + + + +
+
sarmfsw: SMFSW Toolbox (for ARM & compatible with Arduino platform) 3.7 +
+
SMFSW collection of miscellaneous functions & macros (for ARM & compatible with Arduino platform)
+
+
+ + + + + + + + +
+
+ + +
+
+
+
+
+
Loading...
+
Searching...
+
No Matches
+
+
+
+
+ +
+
+
README.md File Reference
+
+
+
+ + + + diff --git a/html/_release_notes_8md.html b/html/_release_notes_8md.html new file mode 100644 index 0000000..fcc5144 --- /dev/null +++ b/html/_release_notes_8md.html @@ -0,0 +1,84 @@ + + + + + + + +sarmfsw: SMFSW Toolbox (for ARM & compatible with Arduino platform): ReleaseNotes.md File Reference + + + + + + + + + + + +
+
+ + + + + + +
+
sarmfsw: SMFSW Toolbox (for ARM & compatible with Arduino platform) 3.7 +
+
SMFSW collection of miscellaneous functions & macros (for ARM & compatible with Arduino platform)
+
+
+ + + + + + + + +
+
+ + +
+
+
+
+
+
Loading...
+
Searching...
+
No Matches
+
+
+
+
+ +
+
+
ReleaseNotes.md File Reference
+
+
+
+ + + + diff --git a/html/arm__inlines__float_8h.html b/html/arm__inlines__float_8h.html index a665e1c..dc6422a 100644 --- a/html/arm__inlines__float_8h.html +++ b/html/arm__inlines__float_8h.html @@ -220,7 +220,7 @@

[in,out]pIntFrac- Pointer to result structure [in]f- floating point value to convert - [in]nb- Number of decimal to get after floating point (limited to 9 internally for proper result on 32b return type) + [in]nb_frac- Number of decimal to get after floating point (limited to 9 internally for proper result on 32b return type) diff --git a/html/doxygen_crawl.html b/html/doxygen_crawl.html index 3385a27..18b8750 100644 --- a/html/doxygen_crawl.html +++ b/html/doxygen_crawl.html @@ -61,7 +61,10 @@ + + + diff --git a/html/index.html b/html/index.html index e2157b8..b5ecc95 100644 --- a/html/index.html +++ b/html/index.html @@ -5,7 +5,7 @@ -sarmfsw: SMFSW Toolbox (for ARM & compatible with Arduino platform): Main Page +sarmfsw: SMFSW Toolbox (for ARM & compatible with Arduino platform): sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a> @@ -71,10 +71,52 @@ -
-
sarmfsw: SMFSW Toolbox (for ARM & compatible with Arduino platform) Documentation
+
+

ARM based common headers

+

Basic yet useful typedefs/macros/inlines for any ARM CMSIS based project

+

Library has been updated to become compatible with Arduino & other 8/16bit platforms (not only ARM cores, yet less optimized for 8/16bit cores)

+

Library handled symbols (to be defined if needed, at project level)

+
    +
  • STM_FAMILY: Define with proper family name if your STM32 MCU is not automatically recognized (in case of warning message displayed)
  • +
  • SAM_FAMILY: Define with proper family name if your ATMEL SAM MCU is not automatically recognized (in case of warning message displayed)
  • +
  • SARMFSW_NO_CHIP_HAL: No includes and definitions of HAL chip files (can be useful to use sarmfsw for static libraries code generation)
  • +
  • HALTicks: can be defined with a function name to use ticks getter function already implemented under the form uint32_t func(void)
  • +
  • HAL_MAX_TICKS val: Define with custom max value in project if tick max value is not using 32b variable full scale
  • +
  • HAL_MS_TICKS_FACTOR: Define with custom multiplier in project if tick period is not 1ms
  • +
  • HAL_INC_DISABLE: Define this symbol at project level to disable inclusion of all HAL headers
  • +
  • HAL_XXX_INC_DISABLE: Define this symbol at project level (replacing XXX by peripheral name) to disable inclusion of corresponding HAL header
  • +
  • BIG_ENDIAN: Define this symbol when using big endian target architecture if not automatically recognized (in case of warning message displayed)
  • +
  • LITTLE_ENDIAN: Define this symbol when using little endian target architecture if not automatically recognized (in case of warning message displayed)
  • +
  • REVERSE_BITFIELD: By default bitfields are stored from lsb to msb; if not the case with used compiler, use a pragma or define this symbol
  • +
  • STDBOOL_NDEF: define this symbol in case used compiler doesn't have stdbool.h header
  • +
  • STDINT_NDEF: define this symbol in case used compiler doesn't have stdint.h header
  • +
  • I_FIND_BINARY_HEADER_USEFUL: For Arduino platform, if using defines from binary.h, define this symbol (not recommended, use 0bxxx for binary instead)
  • +
  • SINGLE_SHIFT_ONLY_OPCODE: If used CPU only handles single shifts opcode, define this symbol to optimize use of LSHIFTx & RSHIFTx with constants
  • +
  • NO_STATIC_FUNC or UNITY_TESTING: using __STATIC keyword, functions will always be visible by linker if set (useful for unit testing)
  • +
+

Help would be appreciated:

+
    +
  • Cosmic compiler users: attributes aliases implementation (or related documentation)
  • +
  • Texas Instruments chips users: defining families & sub-families for chips in arm_cmsis.h & peripheral includes (if available)
  • +
  • Any ARM chip provider users: defining families & sub-families for chips in arm_cmsis.h & peripheral includes (if available)
  • +
  • Atmel SAM users: defining new families & sub-families for chips & rationalization of peripheral includes (arm_peripherals.h)
  • +
  • Arduino platform users: miscellaneous improvements (not related to <32b optimizations, ARM core being the main focus of sarmfsw library)
  • +
  • No redeeming ARM users: improvements & optimizations, additions and bug fixes are welcome as long as it still remains in the spirit of C header helpers
  • +
+

Notes

+

Macros/Inlines name standardization (case) not always respected for backward compatibility with older versions:

    +
  • For new users: sorry for this apparent nonsense (aliases may be implemented sooner, later, bust most likely never)!
  • +
  • For former users: you're welcome (except some special cases, backward compatibility should still be handled)!
  • +
+

Documentation

+

Doxygen doc can be generated using "Doxyfile"

+

See generated documentation

+

Release Notes

+

See release notes

+
diff --git a/html/md__release_notes.html b/html/md__release_notes.html new file mode 100644 index 0000000..6f64c48 --- /dev/null +++ b/html/md__release_notes.html @@ -0,0 +1,287 @@ + + + + + + + +sarmfsw: SMFSW Toolbox (for ARM & compatible with Arduino platform): sarmfsw (release notes) + + + + + + + + + + + +
+
+ + + + + + +
+
sarmfsw: SMFSW Toolbox (for ARM & compatible with Arduino platform) 3.7 +
+
SMFSW collection of miscellaneous functions & macros (for ARM & compatible with Arduino platform)
+
+
+ + + + + + + + +
+
+ + +
+
+
+
+
+
Loading...
+
Searching...
+
No Matches
+
+
+
+
+ +
+
+
sarmfsw (release notes)
+
+
+

The MIT License (MIT)

+

Copyright (c) 2017-2024 SMFSW (Sebastien Bizien)

+

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions: The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software. THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

+

v3.7

+
+

v3.6

+
    +
  • arm_cmsis: update for STM32 families (also added H5, WBA families)
  • +
  • sarmfsw: includes order fix
  • +
  • arm_attributes: STATIC keyword added
  • +
  • arm_attributes: __INLINE keyword workaround with C99 inline semantics (static inlining)
  • +
  • library entry point being sarmfsw.h, most cross includes in files now removed
  • +
  • inlines variable length and types reviewed
  • +
  • arm_inlines_average: code size optimization
  • +
  • arm_hal_peripheral: PCD device enabled includes usb_device.h header
  • +
  • arm_macros: SCALE_VAL_T added
  • +
  • arm_macros: BYTE_TO_PERC byte value clamp added
  • +
  • arm_macros: LSHIFT & RSHIFT changed (handling optimized shift opcodes and more explicit sizes if desired/required)
  • +
  • arm_typedefs.h: intCPU_t & uintCPU_t typedefs added
  • +
  • arm_hal_peripheral: No include for some peripherals without dedicated headers (STM32)
  • +
  • arm_chip_xxx: an external definition of HAL_getTick is provided when used (implicitly checking consistency with the one defined in project)
  • +
  • arm_attributes: few fixes and CSMC compiler attributes added
  • +
  • arm_cmsis: volatile symbols definition added in case not defined
  • +
  • arm_cmsis: UNUSED symbol definition (removed multiple definitions from other files)
  • +
  • arm_cmsis: __ASM symbol definition moved to arm_attributes.h
  • +
  • arm_cmsis: xc symbol test fix; moved __INLINE and __STATIC_INLINE definitions (when defined) in arm_attributes.h
  • +
  • arm_attributes: manual definition of __INLINE and __STATIC_INLINE if __STATIC_FORCEINLINE is not defined
  • +
  • arm_attributes: xc symbol test fix; moved xc part prior to gnuc (as the symbol is also defined by xc compiler)
  • +
  • README & keywords.txt update
  • +
  • arm_cmsis: update for STM32 families (also added C0, U5 families)
  • +
  • introducing Microchip XC compiler & PIC compatibility
  • +
  • arm_typedefs: stdbool.h & stdint.h can be skept if not handled by compiler (through pre-processing symbols definition)
  • +
  • arm_typedefs: matching stdbool.h & stdint.h common types used in arm_typdefs.h to native C types by typedefs if headers are not included
  • +
  • arm_inlines_ascii: strDecToInt & strHexToInt returns correctly converted part if something goes wrong
  • +
  • arm_inlines_ascii: added check and convert inlines (num, alphanum, lower and upper case)
  • +
  • arm_inlines_ascii: added strDecToInt & strHexToInt
  • +
  • arm_inlines_linearization: sLinearFlexArray typedef & linearization_eval_flex function added
  • +
  • arm_inlines_linearization: linearization_eval constant parameters, nb values set to 32b
  • +
  • arm_inlines_linearization: linearXXX LINEAR_TAB macro generated name now outputs sLinearXXX
  • +
  • arm_attributes: scalar storage order attributes defined for __GNUC compiler (mostly for reference, not defined for other compilers)
  • +
  • Doxyfiles updated to reflect changes in Doxygen v1.9.x
  • +
+

v3.5

+
    +
  • arm_inlines_ascii: fix lower case result of ASCIIToHex
  • +
  • arm_inlines_var_size: fix reducing number of bits in convXtoYBits
  • +
  • arm_inlines_float: limit set to 9 digits after floating point in get_fp_dec
  • +
  • arm_attributes: Overriding inline attributes when optimizations are set to none with gcc like toolchains
  • +
  • Doxyfiles updated to reflect changes in Doxygen v1.9.x
  • +
+

v3.4

+
    +
  • Some refactoring
  • +
  • arm_chip_stm32: few changes using G0 family
  • +
  • arm_chip_stm32: Added other reset sources in eResetSource
  • +
  • arm_chip_stm32: pins & ports refactored to stm_xxx
  • +
  • arm_cmsis: update for STM32 families (also added G4, L5, MP1 & WB families)
  • +
  • arm_macros: SZ_ARRAY macro added
  • +
  • arm_macros: charNUL renamed to charNULL
  • +
  • arm_macros: mathematical constants under the macro form M_xxx as in math.h
  • +
  • arm_macros: added bitwise boolean arithmetic macros (useful for register or bitfields registers/variables)
  • +
  • arm_macros: added SCALE_VAL macro
  • +
  • arm_inlines: inlines split into separate files
  • +
  • arm_inlines_angle: added inlines instead of associated macros in arm_macros.h (and associated constants)
  • +
  • arm_inlines_angle: DEG_TO_RAD & RAD_TO_DEG not defined for Arduino platforms (already defined as conversion value)
  • +
  • arm_inlines_bcd: updated inlines to handle up to 32b conversions
  • +
  • arm_inlines_rotation: added 2D coordinates rotation inline
  • +
  • arm_inlines_linearization: added linearization inline
  • +
  • arm_inlines_ascii: fix HexToASCII
  • +
  • arm_inlines_float: changed get_fp_dec to get decimal part as absolute value
  • +
  • arm_inlines_var_size: added mask on input value in convXtoYBits (if value given size mismatch with from size)
  • +
  • arm_inlines_var_size: replaced sums by bitwise or operations in every variable size expansion inlines
  • +
  • arm_inlines_var_size: added scaleValue macro
  • +
  • arm_stdclib: fix str_clr_safe use of sarmfsw macros and use of predefined macros
  • +
  • arm_typedefs: BIG_ENDIAN/LITTLE_ENDIAN/PDP_ENDIAN changed to ___XXX_ENDIAN___ (were already all defined in endian.h)
  • +
+

v3.3

+
    +
  • Doxyfile update
  • +
  • Adding support for unit tests and doxygen documentation generation with Travis CI
  • +
  • Few type names changed to their own typedefs
  • +
  • arm_attributes: Added macro for section, used, nonnull(...) & ATTR__ multiple attributes
  • +
  • arm_cmsis: Added latest STM32 chips (and STM32G0 family added)
  • +
  • arm_chip_stm32: Added FLASH_SIZE macro (returning flash size in bytes)
  • +
  • arm_chip_stm32: Added enum for last reset source (TODO: add more for sam & ino)
  • +
  • arm_chip_stm32: Added some special STM32 registers getter macros
  • +
  • arm_hal_peripheral: Removed unlikely defined include files (not related to STM32 peripherals, rather linked to middlewares)
  • +
  • arm_hal_peripheral: Fixed qspi.h include (quadspi.h)
  • +
  • arm_inlines: added some binary manipulation inlines
  • +
  • arm_inlines: added nonnull check for pointers in SWAP_ENDxxB_TAB
  • +
  • arm_inlines: added temperature conversions (kelvin, celsius, fahrenheit)
  • +
  • arm_inlines: added RestrictedAverage_XXX inlines
  • +
  • arm_inlines: ASCIIToHex returns BYTE with 0xFF value if not valid ASCII char
  • +
  • arm_inlines: var size conversions (bits) fixed to gain accuracy
  • +
  • arm_inlines: inline added to convert var size from x to y number of bits
  • +
  • arm_macros & arm_stdclib: simplified STR macro (no need of "")
  • +
  • arm_macros: moved TestMalloc to arm_macros.h (renamed to malloc_assert)
  • +
  • arm_macros: added SZ_TYP_MBR macro to get the sizeof of a member in a structure
  • +
  • arm_macros: added TYP_MBR macro to get member of typedef struct
  • +
  • arm_macros: added TYP_MBR_TYP macro to get type of member in typedef struct
  • +
  • arm_macros: added VAL_AT macro to get content of an address
  • +
  • arm_macros: added undef of LOBYTE & HIBYTE if previously defined
  • +
  • arm_typedefs: Doxygen eGPIOState enum name fixed
  • +
  • arm_typedefs: Doxygen note added related to Arduino platform (for binary representation in binary.h)
  • +
  • sarmfsw.h: target names changed in enum
  • +
  • keywords.txt: added Error codes & Reset codes
  • +
  • misc: typo fixes, Doxygen comments, notes & warnings added
  • +
  • README.md: sections added
  • +
+

v3.2

+
    +
  • arm_typedefs: endianness handling for bitfields and unions
  • +
  • arm_typedefs: added eGPIOState & eGPIOPull enums
  • +
  • arm_inlines: added L & LL qualifiers when needed for compatibility with <32b architectures
  • +
  • arm_inlines: added testEndian basic & full inlines
  • +
  • arm_macros: added SWAP_TYPE macro for any simple typedef swapping
  • +
  • arm_macros: added missing SWAP_LWORD, SWAP_FLOAT & SWAP_DOUBLE macros
  • +
  • arm_macros: added aliases for True, False, TRUE, FALSE
  • +
  • README: added list and description of special symbols to change library behavior
  • +
  • keywords.txt: Added new and enum literal keywords
  • +
+

v3.1

+
    +
  • arm_chip_ino: fixed enable/disable interrupts macro (and undef arm_cmsis defined ones)
  • +
  • arm_chip_ino: fixed Arduino HALTicks macro (ms tick base is millis, not micros)
  • +
+

v3.0

+
    +
  • moved defines & inlines from arm_hal_peripheral to arm_family headers
  • +
  • arm_macros: added ROOT_OF macro
  • +
  • arm_macros: added L qualifier for LSHIFT & RSHIFT (compatibility with less than 32b CPUs)
  • +
  • arm_inlines: const qualifier for most inline parameters
  • +
  • arm_inlines: modified TPSSUP_MS & TPSINF_MS to handle custom tick frequency (following arm_family header or custom defines)
  • +
  • arm_chip_sam: refactored doxygen comments block
  • +
  • arm_cmsis: fixed multi-line macro SAMDA1
  • +
  • arm_chip_ino: made compatible with Arduino platform
  • +
+

v2.0

+
    +
  • arm_macros: added shifting macros & refactoring
  • +
  • arm_inlines: refactoring & addded some inlines for 64b and bcd, ascii & gray code
  • +
  • arm_inlines: removed some always inline qualifiers for some inlines producing lots of instructions
  • +
  • arm_inlines: inTolerance tolerance param is now float for higher accuracy when needed
  • +
  • arm_inlines: using an alias defined in arm_hal_peripheral.h for GetTicks call
  • +
  • arm_inlines: added get_fp_dec (formerly in HARMcksL)
  • +
  • arm_cmsis: updated latest chips references for STMicro
  • +
  • arm_cmsis: platform CMSIS includes & HAL config included from there
  • +
  • arm_cmsis: removed including HAL config (already included from CMSIS includes)
  • +
  • arm_hal_peripheral: added to include used peripherals
  • +
  • arm_hal_peripheral: reworked all peripheral includes
  • +
  • arm_chip_stm32: added wrapper for PWM tim/channels
  • +
  • arm_chip_stm32: refactored wrappers for TIM & GPIO names to what's mentioned here
  • +
  • arm_chip_sam: added support for Atmel SAM families
  • +
  • arm_chip_xx: Families divided into files with respective family name
  • +
  • arm_errors: added to sarmfsw & refactored ERR_xx to ERROR_xx
  • +
  • arm_attributes: renamed WEAK__ to __WEAK
  • +
  • arm_attributes: added various compiler attributes definition
  • +
  • added missing includes in some headers (to be able to import them as standalone)
  • +
  • refactored includes order and where some declarations are done through files
  • +
  • refactored names of platform header files
  • +
  • added anchors to define external C (for Cpp)
  • +
+

v1.0

+
    +
  • arm_cmsis: added generic define for all families
  • +
  • STM_CONF_HEADER() include hal header file instead of hal conf directly (more HAL access)
  • +
  • Added macro SZ_OBJ to compute number of elements of an object following its type
  • +
  • arm_cmsis: added macros to enable/disable interrupts
  • +
  • arm_macros: Renamed macro OFFSETOF, now OFFSET_OF & removed space after & in OFFSET_OF macro (causing issues compiling with gcc)
  • +
  • arm_macros: Some refactoring and bool returning inlines optimization
  • +
  • sarmfsw: includes CMSIS & HAL header files by default
  • +
  • arm_inlines: Added file for inlines, as some needs to access to HAL (included after arm_cmsis)
  • +
  • arm_inlines: inRange & inTolerance now using int32_t
  • +
+

v0.9 and below

+
    +
  • initial commit and beta versions
  • +
+
+
+ + + + diff --git a/html/pages.html b/html/pages.html index e65d8ef..70a1a04 100644 --- a/html/pages.html +++ b/html/pages.html @@ -77,7 +77,8 @@
Here is a list of all related documentation pages:
diff --git a/html/search/all_1.js b/html/search/all_1.js index ffa688a..29a27c3 100644 --- a/html/search/all_1.js +++ b/html/search/all_1.js @@ -1,35 +1,38 @@ var searchData= [ - ['align_5f_5f_0',['ALIGN__',['../arm__attributes_8h.html#acc95cef50a41c342b0a520c36700e3bb',1,'arm_attributes.h']]], - ['arm_5fattributes_2eh_1',['arm_attributes.h',['../arm__attributes_8h.html',1,'']]], - ['arm_5fchip_5fino_2eh_2',['arm_chip_ino.h',['../arm__chip__ino_8h.html',1,'']]], - ['arm_5fchip_5fpic_2eh_3',['arm_chip_pic.h',['../arm__chip__pic_8h.html',1,'']]], - ['arm_5fchip_5fsam_2eh_4',['arm_chip_sam.h',['../arm__chip__sam_8h.html',1,'']]], - ['arm_5fchip_5fstm32_2eh_5',['arm_chip_stm32.h',['../arm__chip__stm32_8h.html',1,'']]], - ['arm_5fcmsis_2eh_6',['arm_cmsis.h',['../arm__cmsis_8h.html',1,'']]], - ['arm_5fcmsis_5finc_7',['ARM_CMSIS_INC',['../arm__chip__sam_8h.html#a3d6ec9389968017326fe136c57af28a6',1,'ARM_CMSIS_INC: arm_chip_sam.h'],['../arm__chip__stm32_8h.html#a3d6ec9389968017326fe136c57af28a6',1,'ARM_CMSIS_INC: arm_chip_stm32.h']]], - ['arm_5ferrors_2eh_8',['arm_errors.h',['../arm__errors_8h.html',1,'']]], - ['arm_5fhal_5fcfg_9',['ARM_HAL_CFG',['../arm__chip__sam_8h.html#adb8c26d7baf6e005f9c99e859fc91c10',1,'ARM_HAL_CFG: arm_chip_sam.h'],['../arm__chip__stm32_8h.html#adb8c26d7baf6e005f9c99e859fc91c10',1,'ARM_HAL_CFG: arm_chip_stm32.h']]], - ['arm_5fhal_5fperipheral_2eh_10',['arm_hal_peripheral.h',['../arm__hal__peripheral_8h.html',1,'']]], - ['arm_5finlines_2eh_11',['arm_inlines.h',['../arm__inlines_8h.html',1,'']]], - ['arm_5finlines_5fangle_2eh_12',['arm_inlines_angle.h',['../arm__inlines__angle_8h.html',1,'']]], - ['arm_5finlines_5fascii_2eh_13',['arm_inlines_ascii.h',['../arm__inlines__ascii_8h.html',1,'']]], - ['arm_5finlines_5faverage_2eh_14',['arm_inlines_average.h',['../arm__inlines__average_8h.html',1,'']]], - ['arm_5finlines_5fbcd_2eh_15',['arm_inlines_bcd.h',['../arm__inlines__bcd_8h.html',1,'']]], - ['arm_5finlines_5fbinary_2eh_16',['arm_inlines_binary.h',['../arm__inlines__binary_8h.html',1,'']]], - ['arm_5finlines_5fendian_2eh_17',['arm_inlines_endian.h',['../arm__inlines__endian_8h.html',1,'']]], - ['arm_5finlines_5ffloat_2eh_18',['arm_inlines_float.h',['../arm__inlines__float_8h.html',1,'']]], - ['arm_5finlines_5fgray_2eh_19',['arm_inlines_gray.h',['../arm__inlines__gray_8h.html',1,'']]], - ['arm_5finlines_5flinearization_2eh_20',['arm_inlines_linearization.h',['../arm__inlines__linearization_8h.html',1,'']]], - ['arm_5finlines_5frotation_2eh_21',['arm_inlines_rotation.h',['../arm__inlines__rotation_8h.html',1,'']]], - ['arm_5finlines_5ftemperature_2eh_22',['arm_inlines_temperature.h',['../arm__inlines__temperature_8h.html',1,'']]], - ['arm_5finlines_5fticks_2eh_23',['arm_inlines_ticks.h',['../arm__inlines__ticks_8h.html',1,'']]], - ['arm_5finlines_5fvar_5fsize_2eh_24',['arm_inlines_var_size.h',['../arm__inlines__var__size_8h.html',1,'']]], - ['arm_5finlines_5fvar_5ftest_2eh_25',['arm_inlines_var_test.h',['../arm__inlines__var__test_8h.html',1,'']]], - ['arm_5fmacros_2eh_26',['arm_macros.h',['../arm__macros_8h.html',1,'']]], - ['arm_5fstdclib_2eh_27',['arm_stdclib.h',['../arm__stdclib_8h.html',1,'']]], - ['arm_5ftypedefs_2eh_28',['arm_typedefs.h',['../arm__typedefs_8h.html',1,'']]], - ['array_29',['array',['../structs_linear_flex_array.html#ac74a0aaf1bb0820910949f9e2e1b1f36',1,'sLinearFlexArray']]], - ['asciitohex_30',['ASCIIToHex',['../arm__inlines__ascii_8h.html#a09bb0ae00bea03c71052f5e3b61c47b4',1,'arm_inlines_ascii.h']]], - ['attr_5f_5f_31',['ATTR__',['../arm__attributes_8h.html#a4928d9d5681585f8bc21560cd30ef83d',1,'arm_attributes.h']]] + ['a_20href_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_0',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['align_5f_5f_1',['ALIGN__',['../arm__attributes_8h.html#acc95cef50a41c342b0a520c36700e3bb',1,'arm_attributes.h']]], + ['alt_20build_20status_20a_2',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['app_20travis_20ci_20com_20smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_3',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['arm_5fattributes_2eh_4',['arm_attributes.h',['../arm__attributes_8h.html',1,'']]], + ['arm_5fchip_5fino_2eh_5',['arm_chip_ino.h',['../arm__chip__ino_8h.html',1,'']]], + ['arm_5fchip_5fpic_2eh_6',['arm_chip_pic.h',['../arm__chip__pic_8h.html',1,'']]], + ['arm_5fchip_5fsam_2eh_7',['arm_chip_sam.h',['../arm__chip__sam_8h.html',1,'']]], + ['arm_5fchip_5fstm32_2eh_8',['arm_chip_stm32.h',['../arm__chip__stm32_8h.html',1,'']]], + ['arm_5fcmsis_2eh_9',['arm_cmsis.h',['../arm__cmsis_8h.html',1,'']]], + ['arm_5fcmsis_5finc_10',['ARM_CMSIS_INC',['../arm__chip__sam_8h.html#a3d6ec9389968017326fe136c57af28a6',1,'ARM_CMSIS_INC: arm_chip_sam.h'],['../arm__chip__stm32_8h.html#a3d6ec9389968017326fe136c57af28a6',1,'ARM_CMSIS_INC: arm_chip_stm32.h']]], + ['arm_5ferrors_2eh_11',['arm_errors.h',['../arm__errors_8h.html',1,'']]], + ['arm_5fhal_5fcfg_12',['ARM_HAL_CFG',['../arm__chip__sam_8h.html#adb8c26d7baf6e005f9c99e859fc91c10',1,'ARM_HAL_CFG: arm_chip_sam.h'],['../arm__chip__stm32_8h.html#adb8c26d7baf6e005f9c99e859fc91c10',1,'ARM_HAL_CFG: arm_chip_stm32.h']]], + ['arm_5fhal_5fperipheral_2eh_13',['arm_hal_peripheral.h',['../arm__hal__peripheral_8h.html',1,'']]], + ['arm_5finlines_2eh_14',['arm_inlines.h',['../arm__inlines_8h.html',1,'']]], + ['arm_5finlines_5fangle_2eh_15',['arm_inlines_angle.h',['../arm__inlines__angle_8h.html',1,'']]], + ['arm_5finlines_5fascii_2eh_16',['arm_inlines_ascii.h',['../arm__inlines__ascii_8h.html',1,'']]], + ['arm_5finlines_5faverage_2eh_17',['arm_inlines_average.h',['../arm__inlines__average_8h.html',1,'']]], + ['arm_5finlines_5fbcd_2eh_18',['arm_inlines_bcd.h',['../arm__inlines__bcd_8h.html',1,'']]], + ['arm_5finlines_5fbinary_2eh_19',['arm_inlines_binary.h',['../arm__inlines__binary_8h.html',1,'']]], + ['arm_5finlines_5fendian_2eh_20',['arm_inlines_endian.h',['../arm__inlines__endian_8h.html',1,'']]], + ['arm_5finlines_5ffloat_2eh_21',['arm_inlines_float.h',['../arm__inlines__float_8h.html',1,'']]], + ['arm_5finlines_5fgray_2eh_22',['arm_inlines_gray.h',['../arm__inlines__gray_8h.html',1,'']]], + ['arm_5finlines_5flinearization_2eh_23',['arm_inlines_linearization.h',['../arm__inlines__linearization_8h.html',1,'']]], + ['arm_5finlines_5frotation_2eh_24',['arm_inlines_rotation.h',['../arm__inlines__rotation_8h.html',1,'']]], + ['arm_5finlines_5ftemperature_2eh_25',['arm_inlines_temperature.h',['../arm__inlines__temperature_8h.html',1,'']]], + ['arm_5finlines_5fticks_2eh_26',['arm_inlines_ticks.h',['../arm__inlines__ticks_8h.html',1,'']]], + ['arm_5finlines_5fvar_5fsize_2eh_27',['arm_inlines_var_size.h',['../arm__inlines__var__size_8h.html',1,'']]], + ['arm_5finlines_5fvar_5ftest_2eh_28',['arm_inlines_var_test.h',['../arm__inlines__var__test_8h.html',1,'']]], + ['arm_5fmacros_2eh_29',['arm_macros.h',['../arm__macros_8h.html',1,'']]], + ['arm_5fstdclib_2eh_30',['arm_stdclib.h',['../arm__stdclib_8h.html',1,'']]], + ['arm_5ftypedefs_2eh_31',['arm_typedefs.h',['../arm__typedefs_8h.html',1,'']]], + ['array_32',['array',['../structs_linear_flex_array.html#ac74a0aaf1bb0820910949f9e2e1b1f36',1,'sLinearFlexArray']]], + ['asciitohex_33',['ASCIIToHex',['../arm__inlines__ascii_8h.html#a09bb0ae00bea03c71052f5e3b61c47b4',1,'arm_inlines_ascii.h']]], + ['attr_5f_5f_34',['ATTR__',['../arm__attributes_8h.html#a4928d9d5681585f8bc21560cd30ef83d',1,'arm_attributes.h']]] ]; diff --git a/html/search/all_10.js b/html/search/all_10.js index c4e3fb0..05be560 100644 --- a/html/search/all_10.js +++ b/html/search/all_10.js @@ -3,38 +3,41 @@ var searchData= ['rad_5fnorm_0',['RAD_NORM',['../arm__inlines__angle_8h.html#a465681cc88cd3086b34608e68de06df3',1,'arm_inlines_angle.h']]], ['rad_5fto_5fdeg_1',['RAD_TO_DEG',['../arm__inlines__angle_8h.html#a5584522761691415956fef6baed2ec97',1,'arm_inlines_angle.h']]], ['rad_5fto_5ffloat_2',['RAD_TO_FLOAT',['../arm__inlines__angle_8h.html#a8c4bcb031f2a77271c903bdafbfa627b',1,'arm_inlines_angle.h']]], - ['reset_3',['Reset',['../arm__typedefs_8h.html#abc85f209b5307f54c70121d3e83f14b9a92793663441ced378f4676b8a6524385',1,'arm_typedefs.h']]], - ['restricted_5faverage_4',['RESTRICTED_AVERAGE',['../arm__inlines__average_8h.html#a1e1965e310ddad5163f2d880e4a8b43d',1,'arm_inlines_average.h']]], - ['restrictedaverage_5fbyte_5',['RestrictedAverage_BYTE',['../arm__inlines__average_8h.html#ab0e5caca248fbc63806de8f0b5a23850',1,'arm_inlines_average.h']]], - ['restrictedaverage_5fdouble_6',['RestrictedAverage_double',['../arm__inlines__average_8h.html#ae578cdf83d02cfc15d396c21b69c6dfb',1,'arm_inlines_average.h']]], - ['restrictedaverage_5fdword_7',['RestrictedAverage_DWORD',['../arm__inlines__average_8h.html#a9b7c374975481f8d7e02c1a727ef66ef',1,'arm_inlines_average.h']]], - ['restrictedaverage_5ffloat_8',['RestrictedAverage_float',['../arm__inlines__average_8h.html#a6e7907a93907a2f4265d75162e8848b0',1,'arm_inlines_average.h']]], - ['restrictedaverage_5fsbyte_9',['RestrictedAverage_SBYTE',['../arm__inlines__average_8h.html#adb0a369da1e4cd7c7a2d711422963d67',1,'arm_inlines_average.h']]], - ['restrictedaverage_5fsdword_10',['RestrictedAverage_SDWORD',['../arm__inlines__average_8h.html#a1cd9504afc2b754723c44b6ebe7843f3',1,'arm_inlines_average.h']]], - ['restrictedaverage_5fsword_11',['RestrictedAverage_SWORD',['../arm__inlines__average_8h.html#ac3690d3e2ea57568c429a6d118685f23',1,'arm_inlines_average.h']]], - ['restrictedaverage_5fword_12',['RestrictedAverage_WORD',['../arm__inlines__average_8h.html#a7fbe5756b06d17f2e9843360b6a9cdf9',1,'arm_inlines_average.h']]], - ['rising_13',['Rising',['../arm__typedefs_8h.html#ac4aae790b5854309a8bd82c571e47ef5a6e520e0e7f14dd669c193c4f966da30c',1,'arm_typedefs.h']]], - ['root_5fof_14',['ROOT_OF',['../arm__macros_8h.html#a32c119f1bd8155fc34ea0a798cc2f2c3',1,'arm_macros.h']]], - ['rotate_5f2d_15',['rotate_2D',['../arm__inlines__rotation_8h.html#aac13b21600a35f5d3f488a535ce9c4db',1,'arm_inlines_rotation.h']]], - ['rshift_16',['RSHIFT',['../arm__macros_8h.html#abf5b4d01be517fa611eb7d1cb3378d25',1,'arm_macros.h']]], - ['rshift16_17',['RSHIFT16',['../arm__macros_8h.html#abad306bf302a28b224ce63ecab9ce2a6',1,'arm_macros.h']]], - ['rshift32_18',['RSHIFT32',['../arm__macros_8h.html#a0d5105cca0186e5d9cdda660db5e6c8c',1,'arm_macros.h']]], - ['rshift64_19',['RSHIFT64',['../arm__macros_8h.html#a2ad0eba97ec8159ff35f98c4b36ab2c7',1,'arm_macros.h']]], - ['rshift8_20',['RSHIFT8',['../arm__macros_8h.html#aa3e5f80c3eba8fcb1ed0d7b0dd231431',1,'arm_macros.h']]], - ['rst_5fbodcore_21',['RST_BODCORE',['../arm__chip__sam_8h.html#a54c1cd171722e4b22b2ee97d084f7900af64bcf1bb1d174a2a924881b10ad7b63',1,'arm_chip_sam.h']]], - ['rst_5fbodvdd_22',['RST_BODVDD',['../arm__chip__sam_8h.html#a54c1cd171722e4b22b2ee97d084f7900aa13fbd8342254bba39e061c16c4d6101',1,'arm_chip_sam.h']]], - ['rst_5fbor_23',['RST_BOR',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900adbfa93139d6e2edfef0a92ef81e028cc',1,'arm_chip_stm32.h']]], - ['rst_5fext_24',['RST_EXT',['../arm__chip__sam_8h.html#a54c1cd171722e4b22b2ee97d084f7900a7c7b4e219ec871bd20bfe1b65ab64e5d',1,'arm_chip_sam.h']]], - ['rst_5ffw_25',['RST_FW',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900a6b8d9bf9a35fe80d6bb309658838b97d',1,'arm_chip_stm32.h']]], - ['rst_5fiwdg_26',['RST_IWDG',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900a58d541ad7dff9c6e770aa4aeffa3bcc4',1,'arm_chip_stm32.h']]], - ['rst_5flpwr_27',['RST_LPWR',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900a33de1f2d7ec80d375553bd397b2b91f1',1,'arm_chip_stm32.h']]], - ['rst_5fobl_28',['RST_OBL',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900a44373a6fa84a5148452e73e341c13056',1,'arm_chip_stm32.h']]], - ['rst_5fpin_29',['RST_PIN',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900a4c0091b55b47cca800d01a6a6442f586',1,'arm_chip_stm32.h']]], - ['rst_5fpor_30',['RST_POR',['../arm__chip__ino_8h.html#a54c1cd171722e4b22b2ee97d084f7900acd51f5dfabe63d05d5bc0105549d003e',1,'RST_POR: arm_chip_ino.h'],['../arm__chip__pic_8h.html#a54c1cd171722e4b22b2ee97d084f7900acd51f5dfabe63d05d5bc0105549d003e',1,'RST_POR: arm_chip_pic.h'],['../arm__chip__sam_8h.html#a54c1cd171722e4b22b2ee97d084f7900acd51f5dfabe63d05d5bc0105549d003e',1,'RST_POR: arm_chip_sam.h'],['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900acd51f5dfabe63d05d5bc0105549d003e',1,'RST_POR: arm_chip_stm32.h']]], - ['rst_5fsw_31',['RST_SW',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900a066003c79359a0b9bb25ea84ca4c9c6a',1,'arm_chip_stm32.h']]], - ['rst_5fsyst_32',['RST_SYST',['../arm__chip__sam_8h.html#a54c1cd171722e4b22b2ee97d084f7900a96beca7cd7bd787aa59fa01171d26e90',1,'arm_chip_sam.h']]], - ['rst_5funknown_33',['RST_UNKNOWN',['../arm__chip__ino_8h.html#a54c1cd171722e4b22b2ee97d084f7900a643fa3335654ea7bbd8002f41d411a1d',1,'RST_UNKNOWN: arm_chip_ino.h'],['../arm__chip__pic_8h.html#a54c1cd171722e4b22b2ee97d084f7900a643fa3335654ea7bbd8002f41d411a1d',1,'RST_UNKNOWN: arm_chip_pic.h'],['../arm__chip__sam_8h.html#a54c1cd171722e4b22b2ee97d084f7900a643fa3335654ea7bbd8002f41d411a1d',1,'RST_UNKNOWN: arm_chip_sam.h'],['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900a643fa3335654ea7bbd8002f41d411a1d',1,'RST_UNKNOWN: arm_chip_stm32.h']]], - ['rst_5fv18pwr_34',['RST_V18PWR',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900acd1dd71f600c1c5266b2b269b1288c2e',1,'arm_chip_stm32.h']]], - ['rst_5fwdt_35',['RST_WDT',['../arm__chip__sam_8h.html#a54c1cd171722e4b22b2ee97d084f7900a40678c7575f6977727e7eebfb08e22d2',1,'arm_chip_sam.h']]], - ['rst_5fwwdg_36',['RST_WWDG',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900ad38183e2f4809aa13b2c149b9158cdb1',1,'arm_chip_stm32.h']]] + ['readme_2emd_3',['README.md',['../_r_e_a_d_m_e_8md.html',1,'']]], + ['release_20notes_4',['sarmfsw (release notes)',['../md__release_notes.html',1,'']]], + ['releasenotes_2emd_5',['ReleaseNotes.md',['../_release_notes_8md.html',1,'']]], + ['reset_6',['Reset',['../arm__typedefs_8h.html#abc85f209b5307f54c70121d3e83f14b9a92793663441ced378f4676b8a6524385',1,'arm_typedefs.h']]], + ['restricted_5faverage_7',['RESTRICTED_AVERAGE',['../arm__inlines__average_8h.html#a1e1965e310ddad5163f2d880e4a8b43d',1,'arm_inlines_average.h']]], + ['restrictedaverage_5fbyte_8',['RestrictedAverage_BYTE',['../arm__inlines__average_8h.html#ab0e5caca248fbc63806de8f0b5a23850',1,'arm_inlines_average.h']]], + ['restrictedaverage_5fdouble_9',['RestrictedAverage_double',['../arm__inlines__average_8h.html#ae578cdf83d02cfc15d396c21b69c6dfb',1,'arm_inlines_average.h']]], + ['restrictedaverage_5fdword_10',['RestrictedAverage_DWORD',['../arm__inlines__average_8h.html#a9b7c374975481f8d7e02c1a727ef66ef',1,'arm_inlines_average.h']]], + ['restrictedaverage_5ffloat_11',['RestrictedAverage_float',['../arm__inlines__average_8h.html#a6e7907a93907a2f4265d75162e8848b0',1,'arm_inlines_average.h']]], + ['restrictedaverage_5fsbyte_12',['RestrictedAverage_SBYTE',['../arm__inlines__average_8h.html#adb0a369da1e4cd7c7a2d711422963d67',1,'arm_inlines_average.h']]], + ['restrictedaverage_5fsdword_13',['RestrictedAverage_SDWORD',['../arm__inlines__average_8h.html#a1cd9504afc2b754723c44b6ebe7843f3',1,'arm_inlines_average.h']]], + ['restrictedaverage_5fsword_14',['RestrictedAverage_SWORD',['../arm__inlines__average_8h.html#ac3690d3e2ea57568c429a6d118685f23',1,'arm_inlines_average.h']]], + ['restrictedaverage_5fword_15',['RestrictedAverage_WORD',['../arm__inlines__average_8h.html#a7fbe5756b06d17f2e9843360b6a9cdf9',1,'arm_inlines_average.h']]], + ['rising_16',['Rising',['../arm__typedefs_8h.html#ac4aae790b5854309a8bd82c571e47ef5a6e520e0e7f14dd669c193c4f966da30c',1,'arm_typedefs.h']]], + ['root_5fof_17',['ROOT_OF',['../arm__macros_8h.html#a32c119f1bd8155fc34ea0a798cc2f2c3',1,'arm_macros.h']]], + ['rotate_5f2d_18',['rotate_2D',['../arm__inlines__rotation_8h.html#aac13b21600a35f5d3f488a535ce9c4db',1,'arm_inlines_rotation.h']]], + ['rshift_19',['RSHIFT',['../arm__macros_8h.html#abf5b4d01be517fa611eb7d1cb3378d25',1,'arm_macros.h']]], + ['rshift16_20',['RSHIFT16',['../arm__macros_8h.html#abad306bf302a28b224ce63ecab9ce2a6',1,'arm_macros.h']]], + ['rshift32_21',['RSHIFT32',['../arm__macros_8h.html#a0d5105cca0186e5d9cdda660db5e6c8c',1,'arm_macros.h']]], + ['rshift64_22',['RSHIFT64',['../arm__macros_8h.html#a2ad0eba97ec8159ff35f98c4b36ab2c7',1,'arm_macros.h']]], + ['rshift8_23',['RSHIFT8',['../arm__macros_8h.html#aa3e5f80c3eba8fcb1ed0d7b0dd231431',1,'arm_macros.h']]], + ['rst_5fbodcore_24',['RST_BODCORE',['../arm__chip__sam_8h.html#a54c1cd171722e4b22b2ee97d084f7900af64bcf1bb1d174a2a924881b10ad7b63',1,'arm_chip_sam.h']]], + ['rst_5fbodvdd_25',['RST_BODVDD',['../arm__chip__sam_8h.html#a54c1cd171722e4b22b2ee97d084f7900aa13fbd8342254bba39e061c16c4d6101',1,'arm_chip_sam.h']]], + ['rst_5fbor_26',['RST_BOR',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900adbfa93139d6e2edfef0a92ef81e028cc',1,'arm_chip_stm32.h']]], + ['rst_5fext_27',['RST_EXT',['../arm__chip__sam_8h.html#a54c1cd171722e4b22b2ee97d084f7900a7c7b4e219ec871bd20bfe1b65ab64e5d',1,'arm_chip_sam.h']]], + ['rst_5ffw_28',['RST_FW',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900a6b8d9bf9a35fe80d6bb309658838b97d',1,'arm_chip_stm32.h']]], + ['rst_5fiwdg_29',['RST_IWDG',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900a58d541ad7dff9c6e770aa4aeffa3bcc4',1,'arm_chip_stm32.h']]], + ['rst_5flpwr_30',['RST_LPWR',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900a33de1f2d7ec80d375553bd397b2b91f1',1,'arm_chip_stm32.h']]], + ['rst_5fobl_31',['RST_OBL',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900a44373a6fa84a5148452e73e341c13056',1,'arm_chip_stm32.h']]], + ['rst_5fpin_32',['RST_PIN',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900a4c0091b55b47cca800d01a6a6442f586',1,'arm_chip_stm32.h']]], + ['rst_5fpor_33',['RST_POR',['../arm__chip__ino_8h.html#a54c1cd171722e4b22b2ee97d084f7900acd51f5dfabe63d05d5bc0105549d003e',1,'RST_POR: arm_chip_ino.h'],['../arm__chip__pic_8h.html#a54c1cd171722e4b22b2ee97d084f7900acd51f5dfabe63d05d5bc0105549d003e',1,'RST_POR: arm_chip_pic.h'],['../arm__chip__sam_8h.html#a54c1cd171722e4b22b2ee97d084f7900acd51f5dfabe63d05d5bc0105549d003e',1,'RST_POR: arm_chip_sam.h'],['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900acd51f5dfabe63d05d5bc0105549d003e',1,'RST_POR: arm_chip_stm32.h']]], + ['rst_5fsw_34',['RST_SW',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900a066003c79359a0b9bb25ea84ca4c9c6a',1,'arm_chip_stm32.h']]], + ['rst_5fsyst_35',['RST_SYST',['../arm__chip__sam_8h.html#a54c1cd171722e4b22b2ee97d084f7900a96beca7cd7bd787aa59fa01171d26e90',1,'arm_chip_sam.h']]], + ['rst_5funknown_36',['RST_UNKNOWN',['../arm__chip__ino_8h.html#a54c1cd171722e4b22b2ee97d084f7900a643fa3335654ea7bbd8002f41d411a1d',1,'RST_UNKNOWN: arm_chip_ino.h'],['../arm__chip__pic_8h.html#a54c1cd171722e4b22b2ee97d084f7900a643fa3335654ea7bbd8002f41d411a1d',1,'RST_UNKNOWN: arm_chip_pic.h'],['../arm__chip__sam_8h.html#a54c1cd171722e4b22b2ee97d084f7900a643fa3335654ea7bbd8002f41d411a1d',1,'RST_UNKNOWN: arm_chip_sam.h'],['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900a643fa3335654ea7bbd8002f41d411a1d',1,'RST_UNKNOWN: arm_chip_stm32.h']]], + ['rst_5fv18pwr_37',['RST_V18PWR',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900acd1dd71f600c1c5266b2b269b1288c2e',1,'arm_chip_stm32.h']]], + ['rst_5fwdt_38',['RST_WDT',['../arm__chip__sam_8h.html#a54c1cd171722e4b22b2ee97d084f7900a40678c7575f6977727e7eebfb08e22d2',1,'arm_chip_sam.h']]], + ['rst_5fwwdg_39',['RST_WWDG',['../arm__chip__stm32_8h.html#a54c1cd171722e4b22b2ee97d084f7900ad38183e2f4809aa13b2c149b9158cdb1',1,'arm_chip_stm32.h']]] ]; diff --git a/html/search/all_11.js b/html/search/all_11.js index 52f1218..4887b35 100644 --- a/html/search/all_11.js +++ b/html/search/all_11.js @@ -2,62 +2,68 @@ var searchData= [ ['sam_5fconf_5fheader_0',['SAM_CONF_HEADER',['../arm__chip__sam_8h.html#a4e98a77bb515ef232389cdfd55def200',1,'arm_chip_sam.h']]], ['sam_5fheader_1',['SAM_HEADER',['../arm__chip__sam_8h.html#a9beeda5cac65026214e784ea65e17959',1,'arm_chip_sam.h']]], - ['sarmfsw_2eh_2',['sarmfsw.h',['../sarmfsw_8h.html',1,'']]], - ['sbitfield16_3',['sBitfield16',['../structs_bitfield16.html',1,'sBitfield16'],['../arm__typedefs_8h.html#aa3b8dd42d5e51a139d911ffe8058ecc6',1,'sBitfield16: arm_typedefs.h']]], - ['sbitfield32_4',['sBitfield32',['../structs_bitfield32.html',1,'sBitfield32'],['../arm__typedefs_8h.html#a3695e58eb2bfaf343e92cf073b81c606',1,'sBitfield32: arm_typedefs.h']]], - ['sbitfield64_5',['sBitfield64',['../structs_bitfield64.html',1,'sBitfield64'],['../arm__typedefs_8h.html#ad2f620184d412d3b0db7e034699bd1d8',1,'sBitfield64: arm_typedefs.h']]], - ['sbitfield8_6',['sBitfield8',['../structs_bitfield8.html',1,'sBitfield8'],['../arm__typedefs_8h.html#a40ef9f46f43d9a050872083a87fa437b',1,'sBitfield8: arm_typedefs.h']]], - ['sbyte_7',['SBYTE',['../arm__typedefs_8h.html#a0b0ec08cb12c90f493f131cffb432638',1,'arm_typedefs.h']]], - ['scale_5fval_8',['SCALE_VAL',['../arm__macros_8h.html#a05805389397c01d99e812f228b6b4f6e',1,'arm_macros.h']]], - ['scale_5fval_5ft_9',['SCALE_VAL_T',['../arm__macros_8h.html#a76f53cb67bc7f1e4c885b87335e7b662',1,'arm_macros.h']]], - ['scalevalue_10',['scaleValue',['../arm__inlines__var__size_8h.html#ab7a4ed95964c912e64242d8aa2f19764',1,'arm_inlines_var_size.h']]], - ['scoord2d_11',['sCoord2D',['../structs_coord2_d.html',1,'sCoord2D'],['../arm__inlines__rotation_8h.html#a10f9b49ef96707460d2092beb864af78',1,'sCoord2D: arm_inlines_rotation.h']]], - ['sdword_12',['SDWORD',['../arm__typedefs_8h.html#a3119cd3f198b5e533a6a415156ddf013',1,'arm_typedefs.h']]], - ['section_5f_5f_13',['SECTION__',['../arm__attributes_8h.html#adef3770cc970cb5e7bd47c58224149f8',1,'arm_attributes.h']]], - ['set_14',['Set',['../arm__typedefs_8h.html#abc85f209b5307f54c70121d3e83f14b9a20120ef9c542d271e929c93efa56b665',1,'arm_typedefs.h']]], - ['set_5fbits_15',['SET_BITS',['../arm__macros_8h.html#a32e12cdc4515de294c7f3005d3c770f9',1,'arm_macros.h']]], - ['set_5fbits_5fval_16',['SET_BITS_VAL',['../arm__macros_8h.html#a36f8749a10d3021f66f0fbf0676f76d4',1,'arm_macros.h']]], - ['sign_17',['sign',['../structs_int_frac.html#add2c326f8d91d6a52c24b04e8dcc35f7',1,'sIntFrac']]], - ['sintfrac_18',['sIntFrac',['../structs_int_frac.html',1,'sIntFrac'],['../arm__inlines__float_8h.html#a9f29bcbeed6108455bd1d8454da16bb3',1,'sIntFrac: arm_inlines_float.h']]], - ['sintfrac2float_19',['sIntFrac2float',['../arm__inlines__float_8h.html#a2ab730f25653b9b8a3bf47716af611c9',1,'arm_inlines_float.h']]], - ['slinearflexarray_20',['sLinearFlexArray',['../structs_linear_flex_array.html',1,'sLinearFlexArray'],['../arm__inlines__linearization_8h.html#a35343f4e64df397e61cb75020b075231',1,'sLinearFlexArray: arm_inlines_linearization.h']]], - ['slword_21',['SLWORD',['../arm__typedefs_8h.html#afb75babc11ab7623115c59cdc4ba567a',1,'arm_typedefs.h']]], - ['split_5ffloat_5fto_5fints_22',['SPLIT_FLOAT_TO_INTS',['../arm__inlines__float_8h.html#a8bcb82043226dbf64a6e957bcc1e9c63',1,'arm_inlines_float.h']]], - ['sso_23',['SSO',['../arm__attributes_8h.html#a9e148fd5aac0a0fdc9fbcae871216121',1,'arm_attributes.h']]], - ['stm32_5fflashsize_24',['STM32_FLASHSIZE',['../arm__chip__stm32_8h.html#a0389f0023fe941b7977d3faf862e8c4a',1,'arm_chip_stm32.h']]], - ['stm32_5foption_5fbytes_25',['STM32_OPTION_BYTES',['../arm__chip__stm32_8h.html#a988e800ad9acd2fa2bbb108507bf25d7',1,'arm_chip_stm32.h']]], - ['stm32_5funique_5fid_26',['STM32_UNIQUE_ID',['../arm__chip__stm32_8h.html#a16d4383fc683b8798160a1409edacb91',1,'arm_chip_stm32.h']]], - ['stm_5fchannel_27',['stm_channel',['../arm__chip__stm32_8h.html#a0d3c50e543692d01cfdc237dd4b8aed2',1,'arm_chip_stm32.h']]], - ['stm_5fconf_5fheader_28',['STM_CONF_HEADER',['../arm__chip__stm32_8h.html#ad933dee8f026e8ecb15487cedeb0d1c3',1,'arm_chip_stm32.h']]], - ['stm_5fheader_29',['STM_HEADER',['../arm__chip__stm32_8h.html#a326c3931d921308a8f2afab857ebda1f',1,'arm_chip_stm32.h']]], - ['stm_5fpin_30',['stm_pin',['../arm__chip__stm32_8h.html#a4db3f9dc43bc143a47a9cc43bb41dbd8',1,'arm_chip_stm32.h']]], - ['stm_5fport_31',['stm_port',['../arm__chip__stm32_8h.html#a7bb84d904ba6fd78aa89bc26335898f9',1,'arm_chip_stm32.h']]], - ['stm_5ftimer_32',['stm_timer',['../arm__chip__stm32_8h.html#aafa8b498b5b19820bf871c31ea214837',1,'arm_chip_stm32.h']]], - ['str_33',['STR',['../arm__macros_8h.html#a6388870e639eee9c0a69446876f1f8cc',1,'arm_macros.h']]], - ['str_5fadd_5fcr_34',['str_add_cr',['../arm__stdclib_8h.html#a367127b0408c41838d4bddce5040028b',1,'arm_stdclib.h']]], - ['str_5fadd_5fcrlf_35',['str_add_crlf',['../arm__stdclib_8h.html#af6645f7ff1be17855e36a614e1a96706',1,'arm_stdclib.h']]], - ['str_5fadd_5flf_36',['str_add_lf',['../arm__stdclib_8h.html#ac2cc2dac16356fb65a34cddd367f6d9f',1,'arm_stdclib.h']]], - ['str_5fadd_5ftab_37',['str_add_tab',['../arm__stdclib_8h.html#a2b9d72ff31499940e498832de21e3d72',1,'arm_stdclib.h']]], - ['str_5fclr_38',['str_clr',['../arm__stdclib_8h.html#a972178562c2f1b9265e922291f2981bb',1,'arm_stdclib.h']]], - ['str_5fclr_5fsafe_39',['str_clr_safe',['../arm__stdclib_8h.html#a21d9ade01d7277ab8de5208930473a36',1,'arm_stdclib.h']]], - ['strdectoint_40',['strDecToInt',['../arm__inlines__ascii_8h.html#ad776f83d1f57d3dd5ab24c9988ad6537',1,'arm_inlines_ascii.h']]], - ['strhextoint_41',['strHexToInt',['../arm__inlines__ascii_8h.html#a9efdb2427de10516e4fcb9b8bb4321d3',1,'arm_inlines_ascii.h']]], - ['swap_5fbyte_42',['SWAP_BYTE',['../arm__macros_8h.html#a3892367cf34d164b4eeb63c73aca3369',1,'arm_macros.h']]], - ['swap_5fdouble_43',['SWAP_DOUBLE',['../arm__macros_8h.html#a7cee056d79cdd74747fecb89a4c39d7f',1,'arm_macros.h']]], - ['swap_5fdword_44',['SWAP_DWORD',['../arm__macros_8h.html#a25dbb0f34fcb37987668d2af744fd2fd',1,'arm_macros.h']]], - ['swap_5fend16b_45',['SWAP_END16B',['../arm__inlines__endian_8h.html#aee4cd55d7169d1fbf0eaff78a9fa81e4',1,'arm_inlines_endian.h']]], - ['swap_5fend16b_5ftab_46',['SWAP_END16B_TAB',['../arm__inlines__endian_8h.html#a09502510b3fc307c4f6c14e45aa1fe1a',1,'arm_inlines_endian.h']]], - ['swap_5fend32b_47',['SWAP_END32B',['../arm__inlines__endian_8h.html#a33178bfe2a44506a79e74e63b745c359',1,'arm_inlines_endian.h']]], - ['swap_5fend32b_5ftab_48',['SWAP_END32B_TAB',['../arm__inlines__endian_8h.html#a161604654481ab2144d50f962a9eea98',1,'arm_inlines_endian.h']]], - ['swap_5fend64b_49',['SWAP_END64B',['../arm__inlines__endian_8h.html#a95adbe3363102aee10caf3bc78a4f54c',1,'arm_inlines_endian.h']]], - ['swap_5fend64b_5ftab_50',['SWAP_END64B_TAB',['../arm__inlines__endian_8h.html#a7febd655a73137b8e588f1bc116e35b4',1,'arm_inlines_endian.h']]], - ['swap_5ffloat_51',['SWAP_FLOAT',['../arm__macros_8h.html#af3f621f07e35ba07c6a0b456225c1541',1,'arm_macros.h']]], - ['swap_5flword_52',['SWAP_LWORD',['../arm__macros_8h.html#ae7069e6ff562bca8cfe400d62da39fa7',1,'arm_macros.h']]], - ['swap_5ftype_53',['SWAP_TYPE',['../arm__macros_8h.html#a0878b994fac8d6563664edba349c7f70',1,'arm_macros.h']]], - ['swap_5fword_54',['SWAP_WORD',['../arm__macros_8h.html#a51fe793cd398d5f269295b88b0433929',1,'arm_macros.h']]], - ['swapbits_55',['swapBits',['../arm__inlines__binary_8h.html#a23b972350ec16fb505c3ccc4624db242',1,'arm_inlines_binary.h']]], - ['sword_56',['SWORD',['../arm__typedefs_8h.html#a9beb1dcf5779f93653b7a57919d431e1',1,'arm_typedefs.h']]], - ['sz_5farray_57',['SZ_ARRAY',['../arm__macros_8h.html#a2b5ec466595a0483322b2c3c924996c4',1,'arm_macros.h']]], - ['sz_5fobj_58',['SZ_OBJ',['../arm__macros_8h.html#ae222ed5e4821c01c4d5fc924673d844d',1,'arm_macros.h']]], - ['sz_5ftyp_5fmbr_59',['SZ_TYP_MBR',['../arm__macros_8h.html#a44a11b5d464b3d6837a0e6136c367abb',1,'arm_macros.h']]] + ['sarmfsw_20a_20href_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_2',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['sarmfsw_20release_20notes_3',['sarmfsw (release notes)',['../md__release_notes.html',1,'']]], + ['sarmfsw_2eh_4',['sarmfsw.h',['../sarmfsw_8h.html',1,'']]], + ['sbitfield16_5',['sBitfield16',['../structs_bitfield16.html',1,'sBitfield16'],['../arm__typedefs_8h.html#aa3b8dd42d5e51a139d911ffe8058ecc6',1,'sBitfield16: arm_typedefs.h']]], + ['sbitfield32_6',['sBitfield32',['../structs_bitfield32.html',1,'sBitfield32'],['../arm__typedefs_8h.html#a3695e58eb2bfaf343e92cf073b81c606',1,'sBitfield32: arm_typedefs.h']]], + ['sbitfield64_7',['sBitfield64',['../structs_bitfield64.html',1,'sBitfield64'],['../arm__typedefs_8h.html#ad2f620184d412d3b0db7e034699bd1d8',1,'sBitfield64: arm_typedefs.h']]], + ['sbitfield8_8',['sBitfield8',['../structs_bitfield8.html',1,'sBitfield8'],['../arm__typedefs_8h.html#a40ef9f46f43d9a050872083a87fa437b',1,'sBitfield8: arm_typedefs.h']]], + ['sbyte_9',['SBYTE',['../arm__typedefs_8h.html#a0b0ec08cb12c90f493f131cffb432638',1,'arm_typedefs.h']]], + ['scale_5fval_10',['SCALE_VAL',['../arm__macros_8h.html#a05805389397c01d99e812f228b6b4f6e',1,'arm_macros.h']]], + ['scale_5fval_5ft_11',['SCALE_VAL_T',['../arm__macros_8h.html#a76f53cb67bc7f1e4c885b87335e7b662',1,'arm_macros.h']]], + ['scalevalue_12',['scaleValue',['../arm__inlines__var__size_8h.html#ab7a4ed95964c912e64242d8aa2f19764',1,'arm_inlines_var_size.h']]], + ['scoord2d_13',['sCoord2D',['../structs_coord2_d.html',1,'sCoord2D'],['../arm__inlines__rotation_8h.html#a10f9b49ef96707460d2092beb864af78',1,'sCoord2D: arm_inlines_rotation.h']]], + ['sdword_14',['SDWORD',['../arm__typedefs_8h.html#a3119cd3f198b5e533a6a415156ddf013',1,'arm_typedefs.h']]], + ['section_5f_5f_15',['SECTION__',['../arm__attributes_8h.html#adef3770cc970cb5e7bd47c58224149f8',1,'arm_attributes.h']]], + ['set_16',['Set',['../arm__typedefs_8h.html#abc85f209b5307f54c70121d3e83f14b9a20120ef9c542d271e929c93efa56b665',1,'arm_typedefs.h']]], + ['set_5fbits_17',['SET_BITS',['../arm__macros_8h.html#a32e12cdc4515de294c7f3005d3c770f9',1,'arm_macros.h']]], + ['set_5fbits_5fval_18',['SET_BITS_VAL',['../arm__macros_8h.html#a36f8749a10d3021f66f0fbf0676f76d4',1,'arm_macros.h']]], + ['sign_19',['sign',['../structs_int_frac.html#add2c326f8d91d6a52c24b04e8dcc35f7',1,'sIntFrac']]], + ['sintfrac_20',['sIntFrac',['../structs_int_frac.html',1,'sIntFrac'],['../arm__inlines__float_8h.html#a9f29bcbeed6108455bd1d8454da16bb3',1,'sIntFrac: arm_inlines_float.h']]], + ['sintfrac2float_21',['sIntFrac2float',['../arm__inlines__float_8h.html#a2ab730f25653b9b8a3bf47716af611c9',1,'arm_inlines_float.h']]], + ['slinearflexarray_22',['sLinearFlexArray',['../structs_linear_flex_array.html',1,'sLinearFlexArray'],['../arm__inlines__linearization_8h.html#a35343f4e64df397e61cb75020b075231',1,'sLinearFlexArray: arm_inlines_linearization.h']]], + ['slword_23',['SLWORD',['../arm__typedefs_8h.html#afb75babc11ab7623115c59cdc4ba567a',1,'arm_typedefs.h']]], + ['smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_24',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['split_5ffloat_5fto_5fints_25',['SPLIT_FLOAT_TO_INTS',['../arm__inlines__float_8h.html#a8bcb82043226dbf64a6e957bcc1e9c63',1,'arm_inlines_float.h']]], + ['src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_26',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['sso_27',['SSO',['../arm__attributes_8h.html#a9e148fd5aac0a0fdc9fbcae871216121',1,'arm_attributes.h']]], + ['status_20a_28',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['stm32_5fflashsize_29',['STM32_FLASHSIZE',['../arm__chip__stm32_8h.html#a0389f0023fe941b7977d3faf862e8c4a',1,'arm_chip_stm32.h']]], + ['stm32_5foption_5fbytes_30',['STM32_OPTION_BYTES',['../arm__chip__stm32_8h.html#a988e800ad9acd2fa2bbb108507bf25d7',1,'arm_chip_stm32.h']]], + ['stm32_5funique_5fid_31',['STM32_UNIQUE_ID',['../arm__chip__stm32_8h.html#a16d4383fc683b8798160a1409edacb91',1,'arm_chip_stm32.h']]], + ['stm_5fchannel_32',['stm_channel',['../arm__chip__stm32_8h.html#a0d3c50e543692d01cfdc237dd4b8aed2',1,'arm_chip_stm32.h']]], + ['stm_5fconf_5fheader_33',['STM_CONF_HEADER',['../arm__chip__stm32_8h.html#ad933dee8f026e8ecb15487cedeb0d1c3',1,'arm_chip_stm32.h']]], + ['stm_5fheader_34',['STM_HEADER',['../arm__chip__stm32_8h.html#a326c3931d921308a8f2afab857ebda1f',1,'arm_chip_stm32.h']]], + ['stm_5fpin_35',['stm_pin',['../arm__chip__stm32_8h.html#a4db3f9dc43bc143a47a9cc43bb41dbd8',1,'arm_chip_stm32.h']]], + ['stm_5fport_36',['stm_port',['../arm__chip__stm32_8h.html#a7bb84d904ba6fd78aa89bc26335898f9',1,'arm_chip_stm32.h']]], + ['stm_5ftimer_37',['stm_timer',['../arm__chip__stm32_8h.html#aafa8b498b5b19820bf871c31ea214837',1,'arm_chip_stm32.h']]], + ['str_38',['STR',['../arm__macros_8h.html#a6388870e639eee9c0a69446876f1f8cc',1,'arm_macros.h']]], + ['str_5fadd_5fcr_39',['str_add_cr',['../arm__stdclib_8h.html#a367127b0408c41838d4bddce5040028b',1,'arm_stdclib.h']]], + ['str_5fadd_5fcrlf_40',['str_add_crlf',['../arm__stdclib_8h.html#af6645f7ff1be17855e36a614e1a96706',1,'arm_stdclib.h']]], + ['str_5fadd_5flf_41',['str_add_lf',['../arm__stdclib_8h.html#ac2cc2dac16356fb65a34cddd367f6d9f',1,'arm_stdclib.h']]], + ['str_5fadd_5ftab_42',['str_add_tab',['../arm__stdclib_8h.html#a2b9d72ff31499940e498832de21e3d72',1,'arm_stdclib.h']]], + ['str_5fclr_43',['str_clr',['../arm__stdclib_8h.html#a972178562c2f1b9265e922291f2981bb',1,'arm_stdclib.h']]], + ['str_5fclr_5fsafe_44',['str_clr_safe',['../arm__stdclib_8h.html#a21d9ade01d7277ab8de5208930473a36',1,'arm_stdclib.h']]], + ['strdectoint_45',['strDecToInt',['../arm__inlines__ascii_8h.html#ad776f83d1f57d3dd5ab24c9988ad6537',1,'arm_inlines_ascii.h']]], + ['strhextoint_46',['strHexToInt',['../arm__inlines__ascii_8h.html#a9efdb2427de10516e4fcb9b8bb4321d3',1,'arm_inlines_ascii.h']]], + ['svg_20branch_20master_20alt_20build_20status_20a_47',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['swap_5fbyte_48',['SWAP_BYTE',['../arm__macros_8h.html#a3892367cf34d164b4eeb63c73aca3369',1,'arm_macros.h']]], + ['swap_5fdouble_49',['SWAP_DOUBLE',['../arm__macros_8h.html#a7cee056d79cdd74747fecb89a4c39d7f',1,'arm_macros.h']]], + ['swap_5fdword_50',['SWAP_DWORD',['../arm__macros_8h.html#a25dbb0f34fcb37987668d2af744fd2fd',1,'arm_macros.h']]], + ['swap_5fend16b_51',['SWAP_END16B',['../arm__inlines__endian_8h.html#aee4cd55d7169d1fbf0eaff78a9fa81e4',1,'arm_inlines_endian.h']]], + ['swap_5fend16b_5ftab_52',['SWAP_END16B_TAB',['../arm__inlines__endian_8h.html#a09502510b3fc307c4f6c14e45aa1fe1a',1,'arm_inlines_endian.h']]], + ['swap_5fend32b_53',['SWAP_END32B',['../arm__inlines__endian_8h.html#a33178bfe2a44506a79e74e63b745c359',1,'arm_inlines_endian.h']]], + ['swap_5fend32b_5ftab_54',['SWAP_END32B_TAB',['../arm__inlines__endian_8h.html#a161604654481ab2144d50f962a9eea98',1,'arm_inlines_endian.h']]], + ['swap_5fend64b_55',['SWAP_END64B',['../arm__inlines__endian_8h.html#a95adbe3363102aee10caf3bc78a4f54c',1,'arm_inlines_endian.h']]], + ['swap_5fend64b_5ftab_56',['SWAP_END64B_TAB',['../arm__inlines__endian_8h.html#a7febd655a73137b8e588f1bc116e35b4',1,'arm_inlines_endian.h']]], + ['swap_5ffloat_57',['SWAP_FLOAT',['../arm__macros_8h.html#af3f621f07e35ba07c6a0b456225c1541',1,'arm_macros.h']]], + ['swap_5flword_58',['SWAP_LWORD',['../arm__macros_8h.html#ae7069e6ff562bca8cfe400d62da39fa7',1,'arm_macros.h']]], + ['swap_5ftype_59',['SWAP_TYPE',['../arm__macros_8h.html#a0878b994fac8d6563664edba349c7f70',1,'arm_macros.h']]], + ['swap_5fword_60',['SWAP_WORD',['../arm__macros_8h.html#a51fe793cd398d5f269295b88b0433929',1,'arm_macros.h']]], + ['swapbits_61',['swapBits',['../arm__inlines__binary_8h.html#a23b972350ec16fb505c3ccc4624db242',1,'arm_inlines_binary.h']]], + ['sword_62',['SWORD',['../arm__typedefs_8h.html#a9beb1dcf5779f93653b7a57919d431e1',1,'arm_typedefs.h']]], + ['sz_5farray_63',['SZ_ARRAY',['../arm__macros_8h.html#a2b5ec466595a0483322b2c3c924996c4',1,'arm_macros.h']]], + ['sz_5fobj_64',['SZ_OBJ',['../arm__macros_8h.html#ae222ed5e4821c01c4d5fc924673d844d',1,'arm_macros.h']]], + ['sz_5ftyp_5fmbr_65',['SZ_TYP_MBR',['../arm__macros_8h.html#a44a11b5d464b3d6837a0e6136c367abb',1,'arm_macros.h']]] ]; diff --git a/html/search/all_12.js b/html/search/all_12.js index a4af633..444d52e 100644 --- a/html/search/all_12.js +++ b/html/search/all_12.js @@ -15,8 +15,9 @@ var searchData= ['touppercase_12',['toUpperCase',['../arm__inlines__ascii_8h.html#af647b1753e3ff9364df5f841489a6587',1,'arm_inlines_ascii.h']]], ['tpsinf_5fms_13',['TPSINF_MS',['../arm__inlines__ticks_8h.html#a5ba90b95ab9aad46c8cf196dbdf843cd',1,'arm_inlines_ticks.h']]], ['tpssup_5fms_14',['TPSSUP_MS',['../arm__inlines__ticks_8h.html#a72196af91b2f117d8e208fdbae0173a9',1,'arm_inlines_ticks.h']]], - ['true_15',['True',['../arm__macros_8h.html#add3ca9eefe3b5b754426f51d3043e579',1,'arm_macros.h']]], - ['true_16',['TRUE',['../arm__macros_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d',1,'arm_macros.h']]], - ['typ_5fmbr_17',['TYP_MBR',['../arm__macros_8h.html#a945f756368ec4c5e11befc58b4b91dc1',1,'arm_macros.h']]], - ['typ_5fmbr_5ftyp_18',['TYP_MBR_TYP',['../arm__macros_8h.html#a26bc59a26ebb159518e4717ffa37cc6d',1,'arm_macros.h']]] + ['travis_20ci_20com_20smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_15',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['true_16',['True',['../arm__macros_8h.html#add3ca9eefe3b5b754426f51d3043e579',1,'arm_macros.h']]], + ['true_17',['TRUE',['../arm__macros_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d',1,'arm_macros.h']]], + ['typ_5fmbr_18',['TYP_MBR',['../arm__macros_8h.html#a945f756368ec4c5e11befc58b4b91dc1',1,'arm_macros.h']]], + ['typ_5fmbr_5ftyp_19',['TYP_MBR_TYP',['../arm__macros_8h.html#a26bc59a26ebb159518e4717ffa37cc6d',1,'arm_macros.h']]] ]; diff --git a/html/search/all_2.js b/html/search/all_2.js index 0bc08d7..e53a96e 100644 --- a/html/search/all_2.js +++ b/html/search/all_2.js @@ -78,8 +78,10 @@ var searchData= ['bineval_75',['binEval',['../arm__macros_8h.html#a4bcc263075d1521213cd7db6d08dd23c',1,'arm_macros.h']]], ['bits_76',['Bits',['../unionu_byte.html#af4e065d638abcfb8465721afc052e89a',1,'uByte::Bits'],['../unionu_word.html#a2ff3dbb8138be6260f0c7ae81edee7da',1,'uWord::Bits'],['../unionu_d_word.html#a8cf24a3275e456d68d815acb67cc294c',1,'uDWord::Bits'],['../unionu_l_word.html#a7faacc76997e606d3a2ae66c0ab23729',1,'uLWord::Bits']]], ['bool_77',['BOOL',['../arm__typedefs_8h.html#ab40a1f154aa44511af7f97b88296f7d3',1,'arm_typedefs.h']]], - ['byte_78',['Byte',['../unionu_byte.html#a18bcb841a3af9e7c5ad95bb94f39017e',1,'uByte::Byte'],['../unionu_word.html#a3b63db52b39cbff8c92fc0eeb0093c5b',1,'uWord::Byte'],['../unionu_d_word.html#af2c5e9d0bac3f52838a0c08466dba11e',1,'uDWord::Byte'],['../unionu_l_word.html#a9187147f485912e80cb8db7a4a447bad',1,'uLWord::Byte']]], - ['byte_79',['BYTE',['../arm__typedefs_8h.html#aae9749d96e15ccb4f482dd5f55d98f9b',1,'arm_typedefs.h']]], - ['byte_5fto_5fperc_80',['BYTE_TO_PERC',['../arm__macros_8h.html#abfe9c2ca6f52ac26d50f91ae9b727ef0',1,'arm_macros.h']]], - ['bytes_81',['Bytes',['../unionu_word.html#aa069de459e6325c4b06038e12005e011',1,'uWord::Bytes'],['../unionu_d_word.html#aa01bb60014cb43fb7ccafaa8f526d8eb',1,'uDWord::Bytes'],['../unionu_l_word.html#a104b35f1cee1661bedb7606b5c8c30ed',1,'uLWord::Bytes']]] + ['branch_20master_20alt_20build_20status_20a_78',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['build_20status_20a_79',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['byte_80',['Byte',['../unionu_byte.html#a18bcb841a3af9e7c5ad95bb94f39017e',1,'uByte::Byte'],['../unionu_word.html#a3b63db52b39cbff8c92fc0eeb0093c5b',1,'uWord::Byte'],['../unionu_d_word.html#af2c5e9d0bac3f52838a0c08466dba11e',1,'uDWord::Byte'],['../unionu_l_word.html#a9187147f485912e80cb8db7a4a447bad',1,'uLWord::Byte']]], + ['byte_81',['BYTE',['../arm__typedefs_8h.html#aae9749d96e15ccb4f482dd5f55d98f9b',1,'arm_typedefs.h']]], + ['byte_5fto_5fperc_82',['BYTE_TO_PERC',['../arm__macros_8h.html#abfe9c2ca6f52ac26d50f91ae9b727ef0',1,'arm_macros.h']]], + ['bytes_83',['Bytes',['../unionu_word.html#aa069de459e6325c4b06038e12005e011',1,'uWord::Bytes'],['../unionu_d_word.html#aa01bb60014cb43fb7ccafaa8f526d8eb',1,'uDWord::Bytes'],['../unionu_l_word.html#a104b35f1cee1661bedb7606b5c8c30ed',1,'uLWord::Bytes']]] ]; diff --git a/html/search/all_3.js b/html/search/all_3.js index 8e57e62..812afb1 100644 --- a/html/search/all_3.js +++ b/html/search/all_3.js @@ -6,20 +6,22 @@ var searchData= ['celsius2kelvin_3',['celsius2kelvin',['../arm__inlines__temperature_8h.html#a7f8e8571f3a41a6cfebffaf5ecbf173e',1,'arm_inlines_temperature.h']]], ['char_4',['CHAR',['../arm__typedefs_8h.html#aebb9e13210d88d43e32e735ada43a425',1,'arm_typedefs.h']]], ['charnull_5',['charNull',['../arm__macros_8h.html#ace955bbe2a2f83133bc0f701e22c08a5',1,'arm_macros.h']]], - ['clamp_6',['clamp',['../arm__macros_8h.html#a8594bb7076b41a9e7f7fd061c5e334fd',1,'arm_macros.h']]], - ['clamp_7',['CLAMP',['../arm__macros_8h.html#a0912f55b4d17650e8c90ea81c68c69bc',1,'arm_macros.h']]], - ['clr_5fbits_8',['CLR_BITS',['../arm__macros_8h.html#ae6561729a0a45237a834020a43720afe',1,'arm_macros.h']]], - ['cold_5f_5f_9',['COLD__',['../arm__attributes_8h.html#a74dad516b3dff433aa6571912ff67df6',1,'arm_attributes.h']]], - ['conv16to32bits_10',['conv16to32Bits',['../arm__inlines__var__size_8h.html#a0d019ceba7e589e953ad14552f43baf5',1,'arm_inlines_var_size.h']]], - ['conv16to8bits_11',['conv16to8Bits',['../arm__inlines__var__size_8h.html#a7de2b87520419d797b6a91591014dfb8',1,'arm_inlines_var_size.h']]], - ['conv16upto32bits_12',['conv16upto32Bits',['../arm__inlines__var__size_8h.html#a3d38ca4793f247857de480c56fd386d8',1,'arm_inlines_var_size.h']]], - ['conv32to16bits_13',['conv32to16Bits',['../arm__inlines__var__size_8h.html#af73e041015a5219dff8dd5249c87850a',1,'arm_inlines_var_size.h']]], - ['conv32to64bits_14',['conv32to64Bits',['../arm__inlines__var__size_8h.html#ac51e9047ff304b98d9dadf6c218d3c2a',1,'arm_inlines_var_size.h']]], - ['conv32upto64bits_15',['conv32upto64Bits',['../arm__inlines__var__size_8h.html#a3d75eb415c6e1e2934004156649b8abe',1,'arm_inlines_var_size.h']]], - ['conv64to32bits_16',['conv64to32Bits',['../arm__inlines__var__size_8h.html#aaf54d655508f6b03191b00e861c2257e',1,'arm_inlines_var_size.h']]], - ['conv8to16bits_17',['conv8to16Bits',['../arm__inlines__var__size_8h.html#a7dd927f8650fde0ed0aeced1582657eb',1,'arm_inlines_var_size.h']]], - ['conv8upto16bits_18',['conv8upto16Bits',['../arm__inlines__var__size_8h.html#a108d66bf0d45f84e85b0f923309ca422',1,'arm_inlines_var_size.h']]], - ['convxtoybits_19',['convXtoYBits',['../arm__inlines__var__size_8h.html#a4c3a90aca0d0e1849b28e463e294c1e1',1,'arm_inlines_var_size.h']]], - ['core_5fcmsis_5fversion_20',['CORE_CMSIS_VERSION',['../arm__cmsis_8h.html#a3badc9d697a7394777661165b33dc542',1,'arm_cmsis.h']]], - ['cortex_5fm_21',['CORTEX_M',['../arm__cmsis_8h.html#a6bd1294b7598de9dc04060f728cd207e',1,'arm_cmsis.h']]] + ['ci_20com_20smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_6',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['clamp_7',['clamp',['../arm__macros_8h.html#a8594bb7076b41a9e7f7fd061c5e334fd',1,'arm_macros.h']]], + ['clamp_8',['CLAMP',['../arm__macros_8h.html#a0912f55b4d17650e8c90ea81c68c69bc',1,'arm_macros.h']]], + ['clr_5fbits_9',['CLR_BITS',['../arm__macros_8h.html#ae6561729a0a45237a834020a43720afe',1,'arm_macros.h']]], + ['cold_5f_5f_10',['COLD__',['../arm__attributes_8h.html#a74dad516b3dff433aa6571912ff67df6',1,'arm_attributes.h']]], + ['com_20smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_11',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['conv16to32bits_12',['conv16to32Bits',['../arm__inlines__var__size_8h.html#a0d019ceba7e589e953ad14552f43baf5',1,'arm_inlines_var_size.h']]], + ['conv16to8bits_13',['conv16to8Bits',['../arm__inlines__var__size_8h.html#a7de2b87520419d797b6a91591014dfb8',1,'arm_inlines_var_size.h']]], + ['conv16upto32bits_14',['conv16upto32Bits',['../arm__inlines__var__size_8h.html#a3d38ca4793f247857de480c56fd386d8',1,'arm_inlines_var_size.h']]], + ['conv32to16bits_15',['conv32to16Bits',['../arm__inlines__var__size_8h.html#af73e041015a5219dff8dd5249c87850a',1,'arm_inlines_var_size.h']]], + ['conv32to64bits_16',['conv32to64Bits',['../arm__inlines__var__size_8h.html#ac51e9047ff304b98d9dadf6c218d3c2a',1,'arm_inlines_var_size.h']]], + ['conv32upto64bits_17',['conv32upto64Bits',['../arm__inlines__var__size_8h.html#a3d75eb415c6e1e2934004156649b8abe',1,'arm_inlines_var_size.h']]], + ['conv64to32bits_18',['conv64to32Bits',['../arm__inlines__var__size_8h.html#aaf54d655508f6b03191b00e861c2257e',1,'arm_inlines_var_size.h']]], + ['conv8to16bits_19',['conv8to16Bits',['../arm__inlines__var__size_8h.html#a7dd927f8650fde0ed0aeced1582657eb',1,'arm_inlines_var_size.h']]], + ['conv8upto16bits_20',['conv8upto16Bits',['../arm__inlines__var__size_8h.html#a108d66bf0d45f84e85b0f923309ca422',1,'arm_inlines_var_size.h']]], + ['convxtoybits_21',['convXtoYBits',['../arm__inlines__var__size_8h.html#a4c3a90aca0d0e1849b28e463e294c1e1',1,'arm_inlines_var_size.h']]], + ['core_5fcmsis_5fversion_22',['CORE_CMSIS_VERSION',['../arm__cmsis_8h.html#a3badc9d697a7394777661165b33dc542',1,'arm_cmsis.h']]], + ['cortex_5fm_23',['CORTEX_M',['../arm__cmsis_8h.html#a6bd1294b7598de9dc04060f728cd207e',1,'arm_cmsis.h']]] ]; diff --git a/html/search/all_8.js b/html/search/all_8.js index b413e6c..e99b757 100644 --- a/html/search/all_8.js +++ b/html/search/all_8.js @@ -9,5 +9,7 @@ var searchData= ['hextobcd_6',['HexToBCD',['../arm__inlines__bcd_8h.html#a68b92f79d710d733985e18d34713e1cb',1,'arm_inlines_bcd.h']]], ['hibyte_7',['HIBYTE',['../arm__macros_8h.html#a75c5b5f21e837e80c0feb4da9a421f87',1,'arm_macros.h']]], ['hiword_8',['HIWORD',['../arm__macros_8h.html#aeb28b2d61bd674900a89bfb77e28ae07',1,'arm_macros.h']]], - ['hot_5f_5f_9',['HOT__',['../arm__attributes_8h.html#a6a519d2b9df8fdfa8ed20c326b195804',1,'arm_attributes.h']]] + ['hot_5f_5f_9',['HOT__',['../arm__attributes_8h.html#a6a519d2b9df8fdfa8ed20c326b195804',1,'arm_attributes.h']]], + ['href_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_10',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_11',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]] ]; diff --git a/html/search/all_9.js b/html/search/all_9.js index 8fd1a11..d9d357d 100644 --- a/html/search/all_9.js +++ b/html/search/all_9.js @@ -1,14 +1,15 @@ var searchData= [ - ['inline_5f_5f_0',['INLINE__',['../arm__attributes_8h.html#a78219eeb59c8d4ad79b22f3f2975ea57',1,'arm_attributes.h']]], - ['inrange_1',['inRange',['../arm__inlines__var__test_8h.html#a872232983dc6e9e8f3dcceb937f8a1f6',1,'arm_inlines_var_test.h']]], - ['intcpu_5ft_2',['intCPU_t',['../arm__typedefs_8h.html#aa1449461e7884124e1a46d7f5c0babfe',1,'arm_typedefs.h']]], - ['integer_3',['integer',['../structs_int_frac.html#a8b3aca8e9549ab7fdf559305c3ae8200',1,'sIntFrac']]], - ['intolerance_4',['inTolerance',['../arm__inlines__var__test_8h.html#a0f0fcfe8bcd9100b9f9f86a0c68eeab9',1,'arm_inlines_var_test.h']]], - ['inv_5fbits_5',['INV_BITS',['../arm__macros_8h.html#a3df039c828233250695f393e282993b6',1,'arm_macros.h']]], - ['isalpha_6',['isAlpha',['../arm__inlines__ascii_8h.html#aa22692afa1836e7f549be1e7ac85cf7d',1,'arm_inlines_ascii.h']]], - ['isalphanum_7',['isAlphaNum',['../arm__inlines__ascii_8h.html#a5c5a4db36aec5b7fb9cc24373e2d739b',1,'arm_inlines_ascii.h']]], - ['islowercase_8',['isLowerCase',['../arm__inlines__ascii_8h.html#a4a41d8164c75c1a5217ad5164a617a70',1,'arm_inlines_ascii.h']]], - ['isnum_9',['isNum',['../arm__inlines__ascii_8h.html#adfe2a4efd24acdf5ba637874b79b845a',1,'arm_inlines_ascii.h']]], - ['isuppercase_10',['isUpperCase',['../arm__inlines__ascii_8h.html#a7dce9c7ee2e5d3f62aa2421e7b8cb4ed',1,'arm_inlines_ascii.h']]] + ['img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_0',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['inline_5f_5f_1',['INLINE__',['../arm__attributes_8h.html#a78219eeb59c8d4ad79b22f3f2975ea57',1,'arm_attributes.h']]], + ['inrange_2',['inRange',['../arm__inlines__var__test_8h.html#a872232983dc6e9e8f3dcceb937f8a1f6',1,'arm_inlines_var_test.h']]], + ['intcpu_5ft_3',['intCPU_t',['../arm__typedefs_8h.html#aa1449461e7884124e1a46d7f5c0babfe',1,'arm_typedefs.h']]], + ['integer_4',['integer',['../structs_int_frac.html#a8b3aca8e9549ab7fdf559305c3ae8200',1,'sIntFrac']]], + ['intolerance_5',['inTolerance',['../arm__inlines__var__test_8h.html#a0f0fcfe8bcd9100b9f9f86a0c68eeab9',1,'arm_inlines_var_test.h']]], + ['inv_5fbits_6',['INV_BITS',['../arm__macros_8h.html#a3df039c828233250695f393e282993b6',1,'arm_macros.h']]], + ['isalpha_7',['isAlpha',['../arm__inlines__ascii_8h.html#aa22692afa1836e7f549be1e7ac85cf7d',1,'arm_inlines_ascii.h']]], + ['isalphanum_8',['isAlphaNum',['../arm__inlines__ascii_8h.html#a5c5a4db36aec5b7fb9cc24373e2d739b',1,'arm_inlines_ascii.h']]], + ['islowercase_9',['isLowerCase',['../arm__inlines__ascii_8h.html#a4a41d8164c75c1a5217ad5164a617a70',1,'arm_inlines_ascii.h']]], + ['isnum_10',['isNum',['../arm__inlines__ascii_8h.html#adfe2a4efd24acdf5ba637874b79b845a',1,'arm_inlines_ascii.h']]], + ['isuppercase_11',['isUpperCase',['../arm__inlines__ascii_8h.html#a7dce9c7ee2e5d3f62aa2421e7b8cb4ed',1,'arm_inlines_ascii.h']]] ]; diff --git a/html/search/all_c.js b/html/search/all_c.js index 01019c0..2ff3761 100644 --- a/html/search/all_c.js +++ b/html/search/all_c.js @@ -13,13 +13,14 @@ var searchData= ['makeword_10',['MAKEWORD',['../arm__macros_8h.html#a9a54665fc1a9138ee101d6d83288177a',1,'arm_macros.h']]], ['malloc_5fassert_11',['malloc_assert',['../arm__macros_8h.html#a1577b5e78439185f691c545b7fe1e529',1,'arm_macros.h']]], ['maskbits_12',['maskBits',['../arm__inlines__binary_8h.html#a22d29769e5b7873a1683e1a8dbc8bc80',1,'arm_inlines_binary.h']]], - ['max_13',['max',['../arm__macros_8h.html#a2e1da8593b0244d8e9e3b84ef7b35e73',1,'arm_macros.h']]], - ['max_14',['MAX',['../arm__macros_8h.html#afa99ec4acc4ecb2dc3c2d05da15d0e3f',1,'arm_macros.h']]], - ['max3_15',['max3',['../arm__macros_8h.html#adbf2b959a47dd7b7855a8d836fa88f10',1,'arm_macros.h']]], - ['max3_16',['MAX3',['../arm__macros_8h.html#a37c6d7fcb9c177c308ef38e1d51d35e3',1,'arm_macros.h']]], - ['min_17',['MIN',['../arm__macros_8h.html#a3acffbd305ee72dcd4593c0d8af64a4f',1,'arm_macros.h']]], - ['min_18',['min',['../arm__macros_8h.html#a3f06f0e9f7beb8214afeea0b18ef8377',1,'arm_macros.h']]], - ['min3_19',['min3',['../arm__macros_8h.html#aa122cc1125a8f218c3fcff69853cc969',1,'arm_macros.h']]], - ['min3_20',['MIN3',['../arm__macros_8h.html#a4887ceeae88266064841cbbc11ef8b53',1,'arm_macros.h']]], - ['misra_20c_3a2012_20deviations_20list_21',['MISRA C:2012 Deviations List',['../_m_i_s_r_a.html',1,'']]] + ['master_20alt_20build_20status_20a_13',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['max_14',['max',['../arm__macros_8h.html#a2e1da8593b0244d8e9e3b84ef7b35e73',1,'arm_macros.h']]], + ['max_15',['MAX',['../arm__macros_8h.html#afa99ec4acc4ecb2dc3c2d05da15d0e3f',1,'arm_macros.h']]], + ['max3_16',['max3',['../arm__macros_8h.html#adbf2b959a47dd7b7855a8d836fa88f10',1,'arm_macros.h']]], + ['max3_17',['MAX3',['../arm__macros_8h.html#a37c6d7fcb9c177c308ef38e1d51d35e3',1,'arm_macros.h']]], + ['min_18',['MIN',['../arm__macros_8h.html#a3acffbd305ee72dcd4593c0d8af64a4f',1,'arm_macros.h']]], + ['min_19',['min',['../arm__macros_8h.html#a3f06f0e9f7beb8214afeea0b18ef8377',1,'arm_macros.h']]], + ['min3_20',['min3',['../arm__macros_8h.html#aa122cc1125a8f218c3fcff69853cc969',1,'arm_macros.h']]], + ['min3_21',['MIN3',['../arm__macros_8h.html#a4887ceeae88266064841cbbc11ef8b53',1,'arm_macros.h']]], + ['misra_20c_3a2012_20deviations_20list_22',['MISRA C:2012 Deviations List',['../_m_i_s_r_a.html',1,'']]] ]; diff --git a/html/search/all_d.js b/html/search/all_d.js index d5c75d8..7b6b321 100644 --- a/html/search/all_d.js +++ b/html/search/all_d.js @@ -10,5 +10,6 @@ var searchData= ['nonnullx_5f_5f_7',['NONNULLX__',['../arm__attributes_8h.html#a6b4cb05def851e19a35c1f46ca6e3d0d',1,'arm_attributes.h']]], ['nopull_8',['NoPull',['../arm__typedefs_8h.html#a3f0dbc3f4a4dbf70e1b9822bfea9397fa7d5d901e8c5e9faa4dbeff0345f0cbe0',1,'arm_typedefs.h']]], ['noreturn_5f_5f_9',['NORETURN__',['../arm__attributes_8h.html#ae4128af39b8daeaf59d5600936433e08',1,'arm_attributes.h']]], - ['null_10',['Null',['../arm__macros_8h.html#aaa8b54751ff9c56e4405bea260e336eb',1,'arm_macros.h']]] + ['notes_10',['sarmfsw (release notes)',['../md__release_notes.html',1,'']]], + ['null_11',['Null',['../arm__macros_8h.html#aaa8b54751ff9c56e4405bea260e336eb',1,'arm_macros.h']]] ]; diff --git a/html/search/files_1.js b/html/search/files_1.js index 809c2c3..1c1f1e9 100644 --- a/html/search/files_1.js +++ b/html/search/files_1.js @@ -1,4 +1,5 @@ var searchData= [ - ['sarmfsw_2eh_0',['sarmfsw.h',['../sarmfsw_8h.html',1,'']]] + ['readme_2emd_0',['README.md',['../_r_e_a_d_m_e_8md.html',1,'']]], + ['releasenotes_2emd_1',['ReleaseNotes.md',['../_release_notes_8md.html',1,'']]] ]; diff --git a/html/search/files_2.js b/html/search/files_2.js new file mode 100644 index 0000000..809c2c3 --- /dev/null +++ b/html/search/files_2.js @@ -0,0 +1,4 @@ +var searchData= +[ + ['sarmfsw_2eh_0',['sarmfsw.h',['../sarmfsw_8h.html',1,'']]] +]; diff --git a/html/search/pages_0.js b/html/search/pages_0.js index 85586db..d86a32a 100644 --- a/html/search/pages_0.js +++ b/html/search/pages_0.js @@ -1,4 +1,6 @@ var searchData= [ - ['c_3a2012_20deviations_20list_0',['MISRA C:2012 Deviations List',['../_m_i_s_r_a.html',1,'']]] + ['a_20href_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_0',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['alt_20build_20status_20a_1',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['app_20travis_20ci_20com_20smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_2',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]] ]; diff --git a/html/search/pages_1.js b/html/search/pages_1.js index 6fb567a..107fafb 100644 --- a/html/search/pages_1.js +++ b/html/search/pages_1.js @@ -1,4 +1,5 @@ var searchData= [ - ['deviations_20list_0',['MISRA C:2012 Deviations List',['../_m_i_s_r_a.html',1,'']]] + ['branch_20master_20alt_20build_20status_20a_0',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['build_20status_20a_1',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]] ]; diff --git a/html/search/pages_2.js b/html/search/pages_2.js index c959f50..4b9ecb4 100644 --- a/html/search/pages_2.js +++ b/html/search/pages_2.js @@ -1,4 +1,6 @@ var searchData= [ - ['list_0',['MISRA C:2012 Deviations List',['../_m_i_s_r_a.html',1,'']]] + ['c_3a2012_20deviations_20list_0',['MISRA C:2012 Deviations List',['../_m_i_s_r_a.html',1,'']]], + ['ci_20com_20smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_1',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['com_20smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_2',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]] ]; diff --git a/html/search/pages_3.js b/html/search/pages_3.js index 4b950ac..6fb567a 100644 --- a/html/search/pages_3.js +++ b/html/search/pages_3.js @@ -1,4 +1,4 @@ var searchData= [ - ['misra_20c_3a2012_20deviations_20list_0',['MISRA C:2012 Deviations List',['../_m_i_s_r_a.html',1,'']]] + ['deviations_20list_0',['MISRA C:2012 Deviations List',['../_m_i_s_r_a.html',1,'']]] ]; diff --git a/html/search/pages_4.js b/html/search/pages_4.js new file mode 100644 index 0000000..4e57cf7 --- /dev/null +++ b/html/search/pages_4.js @@ -0,0 +1,5 @@ +var searchData= +[ + ['href_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_0',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_1',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]] +]; diff --git a/html/search/pages_5.js b/html/search/pages_5.js new file mode 100644 index 0000000..0e5c98d --- /dev/null +++ b/html/search/pages_5.js @@ -0,0 +1,4 @@ +var searchData= +[ + ['img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_0',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]] +]; diff --git a/html/search/pages_6.js b/html/search/pages_6.js new file mode 100644 index 0000000..c959f50 --- /dev/null +++ b/html/search/pages_6.js @@ -0,0 +1,4 @@ +var searchData= +[ + ['list_0',['MISRA C:2012 Deviations List',['../_m_i_s_r_a.html',1,'']]] +]; diff --git a/html/search/pages_7.js b/html/search/pages_7.js new file mode 100644 index 0000000..7922265 --- /dev/null +++ b/html/search/pages_7.js @@ -0,0 +1,5 @@ +var searchData= +[ + ['master_20alt_20build_20status_20a_0',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['misra_20c_3a2012_20deviations_20list_1',['MISRA C:2012 Deviations List',['../_m_i_s_r_a.html',1,'']]] +]; diff --git a/html/search/pages_8.js b/html/search/pages_8.js new file mode 100644 index 0000000..c13172a --- /dev/null +++ b/html/search/pages_8.js @@ -0,0 +1,4 @@ +var searchData= +[ + ['notes_0',['sarmfsw (release notes)',['../md__release_notes.html',1,'']]] +]; diff --git a/html/search/pages_9.js b/html/search/pages_9.js new file mode 100644 index 0000000..7c35958 --- /dev/null +++ b/html/search/pages_9.js @@ -0,0 +1,4 @@ +var searchData= +[ + ['release_20notes_0',['sarmfsw (release notes)',['../md__release_notes.html',1,'']]] +]; diff --git a/html/search/pages_a.js b/html/search/pages_a.js new file mode 100644 index 0000000..07e63bc --- /dev/null +++ b/html/search/pages_a.js @@ -0,0 +1,9 @@ +var searchData= +[ + ['sarmfsw_20a_20href_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_0',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['sarmfsw_20release_20notes_1',['sarmfsw (release notes)',['../md__release_notes.html',1,'']]], + ['smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_2',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_3',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['status_20a_4',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]], + ['svg_20branch_20master_20alt_20build_20status_20a_5',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]] +]; diff --git a/html/search/pages_b.js b/html/search/pages_b.js new file mode 100644 index 0000000..f2a3c5d --- /dev/null +++ b/html/search/pages_b.js @@ -0,0 +1,4 @@ +var searchData= +[ + ['travis_20ci_20com_20smfsw_20sarmfsw_20img_20src_20https_3a_20app_20travis_20ci_20com_20smfsw_20sarmfsw_20svg_20branch_20master_20alt_20build_20status_20a_0',['sarmfsw <a href="https://app.travis-ci.com/SMFSW/sarmfsw" ><img src="https://app.travis-ci.com/SMFSW/sarmfsw.svg?branch=master" alt="Build Status"/></a>',['../index.html',1,'']]] +]; diff --git a/html/search/searchdata.js b/html/search/searchdata.js index 31325c8..34c36be 100644 --- a/html/search/searchdata.js +++ b/html/search/searchdata.js @@ -2,14 +2,14 @@ var indexSectionsWithContent = { 0: "_abcdefghiklmnoprstuvwxy", 1: "su", - 2: "as", + 2: "ars", 3: "abcdfghiklmnrst", 4: "abdfilnswxy", 5: "bcdefilsuw", 6: "ef", 7: "efnoprst", 8: "_abcdefghilmnoprstuvx", - 9: "cdlm" + 9: "abcdhilmnrst" }; var indexSectionNames =