PIMeval: Refactor Device class

[fasiddique]

The current device class lacks critical memory components such as subarray, bank, and rank. This limitation impacts the ability to generate detailed memory traces, which are necessary for cycle-accurate simulators like DRAMSim3. Without these components, the memory model does not capture essential hierarchical behavior, making accurate simulation and performance evaluation difficult.