{"payload":{"header_redesign_enabled":false,"results":[{"id":"111314885","archived":false,"color":"#DAE1C2","followers":2,"has_funding_file":false,"hl_name":"akzare/TWireSerIntrfc","hl_trunc_description":"A verification test case for a master implementation of the Two-Wire Serial Register Interface based on Systemverilog and UVM.","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":111314885,"name":"TWireSerIntrfc","owner_id":29790899,"owner_login":"akzare","updated_at":"2017-11-19T17:04:01.996Z","has_issues":true}},"sponsorable":false,"topics":["systemverilog-simulation","two-wire-serial-interface"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":104,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aakzare%252FTWireSerIntrfc%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/akzare/TWireSerIntrfc/star":{"post":"dMwqnwzi5Gwv3AgAhJ0gSih1sq5TXpX1i236TqxxnuVaLZYMUJflniWJ10zEnfHVBjDe3E8UNEvutdrWZ5LfnQ"},"/akzare/TWireSerIntrfc/unstar":{"post":"T52cTzUxn1FAZWMhbfZGRnoqe4pNZxYJJs53btSMuPgo1Tn52BBD8juAt69fW-ggXZWpIEyiLTWDO4qs_pyAzA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"FxM8sv12-jgvEFZEzVxMH0D6GkdfkLeffQIAbAzzUv0kCItBHVYUoz5cd-tUu0Zq3uhKOzqwFxG2A_LX1bMqKg"}}},"title":"Repository search results"}