We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 057da5e commit 13afc5bCopy full SHA for 13afc5b
example/NexysVideo/fpga/README.md
@@ -13,7 +13,13 @@ to ARP requests.
13
14
## How to build
15
16
-Run make to build. Ensure that the Xilinx Vivado toolchain components are
+:warning: *<ins>To build the IP core for the reference design example here
17
+you need a Vivado license</ins>*. In case you don't have it, you can either
18
+fetch it from [here](https://www.xilinx.com/support/licensing_solution_center.html)
19
+or use the the default "30 day evaluation license" that comes with Vivado default
20
+installation.
21
+
22
+Run `make` to build. Ensure that the Xilinx Vivado toolchain components are
23
in PATH.
24
25
## How to test
0 commit comments