Skip to content

Latest commit

 

History

History
13 lines (8 loc) · 625 Bytes

README.md

File metadata and controls

13 lines (8 loc) · 625 Bytes
Raw

vfsd-utopia

This project is adapted from the one in the book "SystemVerilog for Verification: A Guide to Learning the Testbench Language Features", by CHRIS SPEAR (Springer, 2012). Files were download from author's website (http://www.chris.spear.net/systemverilog/default.htm) and modified to run into Mentor's ModelSim tool (command line mode - not a project!). We intend to add instructions for guiding you through the compilation process in the future. File names were preserved, so copyright information can be tracked back to original files.

Run

SystemVerilog:

./run.sh sv

UVM:

./run.sh uvm