Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

add zturn lite board #28

Closed
nmigen-issue-migration opened this issue Aug 18, 2019 · 2 comments
Closed

add zturn lite board #28

nmigen-issue-migration opened this issue Aug 18, 2019 · 2 comments

Comments

@nmigen-issue-migration
Copy link

Issue by rroohhh
Sunday Aug 18, 2019 at 21:17 GMT
Originally opened as m-labs/nmigen-boards#27

There is a version of this board with the xc7z007s aswell, not sure how to best handle that.

rroohhh included the following code: https://github.com/m-labs/nmigen-boards/pull/27/commits
@nmigen-issue-migration
Copy link
Author

Comment by whitequark
Sunday Aug 18, 2019 at 21:19 GMT

Look at Versa ECP5.

@nmigen-issue-migration
Copy link
Author

Comment by whitequark
Friday Aug 23, 2019 at 00:56 GMT

Thanks.

rroohhh pushed a commit to rroohhh/nmigen-boards that referenced this issue Aug 4, 2020
@whitequark
back.pysim: redesign the simulator.
7df7005 
The redesign introduces no fundamental incompatibilities, but it does
involve minor breaking changes:
  * The simulator commands were moved from hdl.ast to back.pysim
    (instead of only being reexported from back.pysim).
  * back.pysim.DeadlineError was removed.

Summary of changes:
  * The new simulator compiles HDL to Python code and is >6x faster.
    (The old one compiled HDL to lots of Python lambdas.)
  * The new simulator is a straightforward, rigorous implementation
    of the Synchronous Reactive Programming paradigm, instead of
    a pile of ad-hoc code with no particular design driving it.
  * The new simulator never raises DeadlineError, and there is no
    limit on the amount of delta cycles.
  * The new simulator robustly handles multiclock designs.
  * The new simulator can be reset, such that the compiled design
    can be reused, which can save significant runtime with large
    designs.
  * Generators can no longer be added as processes, since that would
    break reset(); only generator functions may be. If necessary,
    they may be added by wrapping them into a generator function;
    a deprecated fallback does just that. This workaround will raise
    an exception if the simulator is reset and restarted.
  * The new simulator does not depend on Python extensions.
    (The old one required bitarray, which did not provide wheels.)

Fixes amaranth-lang#28.
Fixes amaranth-lang#34.
Fixes amaranth-lang#160.
Fixes amaranth-lang#161.
Fixes amaranth-lang#215.
Fixes amaranth-lang#242.
Fixes #262.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@nmigen-issue-migration