We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 2db4a18 commit 97312b0Copy full SHA for 97312b0
avr-hal-generic/src/usart_spi.rs
@@ -55,10 +55,6 @@ macro_rules! add_usart_spi {
55
fn raw_setup(&mut self, settings: &$crate::spi::Settings) {
56
use $crate::hal::spi;
57
58
- // Setup control registers
59
- // We start by setting the UBBRn to 0
60
- self.[<ubrr $n>].write(|w| unsafe {w.bits(0)});
61
-
62
// We have to translate the character size register into the 2 bits which are the MSB/LSB and the phase
63
// 5 Bit Char = MSB and 1st
64
// 6 Bit Char = MSB and 2nd
0 commit comments