{"payload":{"header_redesign_enabled":false,"results":[{"id":"512497542","archived":false,"color":"#3572A5","followers":0,"has_funding_file":false,"hl_name":"beyzanc/18-bit-processor-implementation-using-logisim","hl_trunc_description":"18-bit processor implementation using Logisim ","language":"Python","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":512497542,"name":"18-bit-processor-implementation-using-logisim","owner_id":91990645,"owner_login":"beyzanc","updated_at":"2023-07-10T22:30:54.643Z","has_issues":true}},"sponsorable":false,"topics":["finite-state-machine","alu","logisim","instruction-set-architecture","circuit-design","control-unit","processor-design"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":79,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Abeyzanc%252F18-bit-processor-implementation-using-logisim%2B%2Blanguage%253APython","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/beyzanc/18-bit-processor-implementation-using-logisim/star":{"post":"ek1RL3GPSzUcW8oBoxNIiaqHiRQAxigspwsJHPyGBStiBtHtdjp3A4_w1bcpNhCriEj_WESR8TMiJXbY7d2BfA"},"/beyzanc/18-bit-processor-implementation-using-logisim/unstar":{"post":"ohKtOwXMFiW31wStsEoYw2wZTi_7-d1fCaRWw1gyk5fPWdrH9KCy1uFLsiIIXZ3wIR725uU6Ylpy9jkvX36ZIw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"DzV7d83Sex_elHUopQL9eCp6p3jXpqNXqR3KJBSXqiBJpIbzIVEpcUt29MT_ziZYpjswU9qVafg4E9wnoCL-pw"}}},"title":"Repository search results"}