Skip to content

Latest commit

 

History

History
45 lines (30 loc) · 2.13 KB

README.md

File metadata and controls

45 lines (30 loc) · 2.13 KB

mini Board Lab and Companion

DIAG

Description

With the rising of high quality opensource tools for FPGAs new opportunities are emerging to discover and build better digital architectures. This board is intended to explore & research the world of modern digital systems that requires large memory bus and high-speed peripherials.

Specs:

  • Large xc7k420t FPGA design space
  • Two DDR3 SO-DIMM sockets having 128 (2 x 64) bits wide access
  • USB3 5Gbps/s data access over x32 wide independent FIFO
  • USB2 outband (same usb port) permanent JTAG and UART independent access
  • Two M.2 (M-key), 4 x SERDes lanes each, PCIe & SATA mappable
  • Four QSFP sockets 4 x SERDes lanes each, with up to 10Gb/s line rates

Can be used in any USB port right from the tips of fingers, no cables, no wires but full control.

TOP BOTTOM
TOP BOTTOM

Progress:

  • 17-Aug-2021 Initial design and PCB prototype is done.
  • 22-Nov-2022 Updated design having first PCB samples.

Project files

  • Open Source Hardware
  • Check schematic available as quick readable document.
  • See the design files available for Altium ®, CircuitMaker ®, KiCAD and Gerber format.

PCB views

Layer Desc Image Layer Desc Image
Top Signal GTL Inner1 GND G1
Inner2 Signal G2 Inner3 Power G3
Inner4 GND G4 Bottom Signal GBL