Skip to content

Commit 860d5cb

Browse files
committed
Update smoke-test expectations.
1 parent 977b5f5 commit 860d5cb

File tree

1 file changed

+21
-21
lines changed

1 file changed

+21
-21
lines changed

.github/bin/smoke-test.sh

Lines changed: 21 additions & 21 deletions
Original file line numberDiff line numberDiff line change
@@ -137,18 +137,18 @@ ExpectedFailCount[preprocessor:ibex]=385
137137

138138
ExpectedFailCount[syntax:opentitan]=36
139139
ExpectedFailCount[lint:opentitan]=36
140-
ExpectedFailCount[project:opentitan]=804
141-
ExpectedFailCount[preprocessor:opentitan]=2274
140+
ExpectedFailCount[project:opentitan]=846
141+
ExpectedFailCount[preprocessor:opentitan]=2375
142142

143-
ExpectedFailCount[syntax:sv-tests]=76
144-
ExpectedFailCount[lint:sv-tests]=75
145-
ExpectedFailCount[project:sv-tests]=186
143+
ExpectedFailCount[syntax:sv-tests]=77
144+
ExpectedFailCount[lint:sv-tests]=76
145+
ExpectedFailCount[project:sv-tests]=187
146146
ExpectedFailCount[preprocessor:sv-tests]=139
147147

148-
ExpectedFailCount[syntax:caliptra-rtl]=25
148+
ExpectedFailCount[syntax:caliptra-rtl]=26
149149
ExpectedFailCount[lint:caliptra-rtl]=25
150-
ExpectedFailCount[project:caliptra-rtl]=327
151-
ExpectedFailCount[preprocessor:caliptra-rtl]=757
150+
ExpectedFailCount[project:caliptra-rtl]=338
151+
ExpectedFailCount[preprocessor:caliptra-rtl]=770
152152

153153
ExpectedFailCount[syntax:Cores-VeeR-EH2]=2
154154
ExpectedFailCount[lint:Cores-VeeR-EH2]=2
@@ -158,7 +158,7 @@ ExpectedFailCount[preprocessor:Cores-VeeR-EH2]=43
158158
ExpectedFailCount[syntax:cva6]=7
159159
ExpectedFailCount[lint:cva6]=7
160160
ExpectedFailCount[project:cva6]=89
161-
ExpectedFailCount[preprocessor:cva6]=137
161+
ExpectedFailCount[preprocessor:cva6]=139
162162

163163
ExpectedFailCount[syntax:uvm]=1
164164
ExpectedFailCount[lint:uvm]=1
@@ -178,10 +178,10 @@ ExpectedFailCount[lint:XilinxUnisimLibrary]=4
178178
ExpectedFailCount[project:XilinxUnisimLibrary]=22
179179
ExpectedFailCount[preprocessor:XilinxUnisimLibrary]=96
180180

181-
ExpectedFailCount[syntax:black-parrot]=159
182-
ExpectedFailCount[lint:black-parrot]=159
183-
ExpectedFailCount[project:black-parrot]=174
184-
ExpectedFailCount[preprocessor:black-parrot]=175
181+
ExpectedFailCount[syntax:black-parrot]=160
182+
ExpectedFailCount[lint:black-parrot]=160
183+
ExpectedFailCount[project:black-parrot]=175
184+
ExpectedFailCount[preprocessor:black-parrot]=176
185185

186186
ExpectedFailCount[syntax:ivtest]=166
187187
ExpectedFailCount[lint:ivtest]=166
@@ -193,25 +193,25 @@ ExpectedFailCount[lint:nontrivial-mips]=2
193193
ExpectedFailCount[project:nontrivial-mips]=81
194194
ExpectedFailCount[preprocessor:nontrivial-mips]=78
195195

196-
ExpectedFailCount[project:axi]=76
197-
ExpectedFailCount[preprocessor:axi]=73
196+
ExpectedFailCount[project:axi]=77
197+
ExpectedFailCount[preprocessor:axi]=74
198198

199199
ExpectedFailCount[syntax:rsd]=5
200200
ExpectedFailCount[lint:rsd]=5
201-
ExpectedFailCount[project:rsd]=51
202-
ExpectedFailCount[preprocessor:rsd]=48
201+
ExpectedFailCount[project:rsd]=52
202+
ExpectedFailCount[preprocessor:rsd]=49
203203

204204
ExpectedFailCount[project:scr1]=45
205205
ExpectedFailCount[preprocessor:scr1]=46
206206

207207
ExpectedFailCount[project:serv]=1
208208
ExpectedFailCount[preprocessor:serv]=1
209209

210-
ExpectedFailCount[syntax:basejump_stl]=472
211-
ExpectedFailCount[lint:basejump_stl]=472
212-
ExpectedFailCount[project:basejump_stl]=584
210+
ExpectedFailCount[syntax:basejump_stl]=474
211+
ExpectedFailCount[lint:basejump_stl]=474
212+
ExpectedFailCount[project:basejump_stl]=587
213213
ExpectedFailCount[formatter:basejump_stl]=1
214-
ExpectedFailCount[preprocessor:basejump_stl]=618
214+
ExpectedFailCount[preprocessor:basejump_stl]=622
215215

216216
ExpectedFailCount[syntax:opl3_fpga]=3
217217
ExpectedFailCount[lint:opl3_fpga]=3

0 commit comments

Comments
 (0)