-
Notifications
You must be signed in to change notification settings - Fork 0
/
emsx_top.asm.rpt
142 lines (120 loc) · 9.25 KB
/
emsx_top.asm.rpt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
Assembler report for emsx_top
Thu Apr 18 20:45:17 2024
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Assembler Summary
3. Assembler Settings
4. Assembler Generated Files
5. Assembler Device Options: E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/emsx_top.sof
6. Assembler Device Options: E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/emsx_top.pof
7. Assembler Device Options: E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/emsx_top.rbf
8. Assembler Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
+---------------------------------------------------------------+
; Assembler Summary ;
+-----------------------+---------------------------------------+
; Assembler Status ; Successful - Thu Apr 18 20:45:17 2024 ;
; Revision Name ; emsx_top ;
; Top-level Entity Name ; emsx_top ;
; Family ; Cyclone ;
; Device ; EP1C12Q240C8 ;
+-----------------------+---------------------------------------+
+--------------------------------------------------------------------------------------------------------+
; Assembler Settings ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option ; Setting ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Maximum processors allowed for parallel compilation ; All ; ;
; Configuration device ; Epcs4 ; Auto ;
; Generate Raw Binary File (.rbf) For Target Device ; On ; Off ;
; Use smart compilation ; Off ; Off ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On ; On ;
; Enable compact report table ; Off ; Off ;
; Generate compressed bitstreams ; On ; On ;
; Compression mode ; Off ; Off ;
; Clock source for configuration device ; Internal ; Internal ;
; Clock frequency of the configuration device ; 10 MHZ ; 10 MHz ;
; Divide clock frequency by ; 1 ; 1 ;
; Auto user code ; Off ; Off ;
; Use configuration device ; On ; On ;
; Configuration device auto user code ; Off ; Off ;
; Auto-increment JTAG user code for multiple configuration devices ; On ; On ;
; Generate Tabular Text File (.ttf) For Target Device ; Off ; Off ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off ; Off ;
; Hexadecimal Output File start address ; 0 ; 0 ;
; Hexadecimal Output File count direction ; Up ; Up ;
; Release clears before tri-states ; Off ; Off ;
; Auto-restart configuration after error ; On ; On ;
; Generate Serial Vector Format File (.svf) for Target Device ; Off ; Off ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device ; Off ; Off ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off ; Off ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On ; On ;
+-----------------------------------------------------------------------------+----------+---------------+
+------------------------------------------------------------------------+
; Assembler Generated Files ;
+------------------------------------------------------------------------+
; File Name ;
+------------------------------------------------------------------------+
; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/emsx_top.sof ;
; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/emsx_top.pof ;
; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/emsx_top.rbf ;
+------------------------------------------------------------------------+
+--------------------------------------------------------------------------------------------------+
; Assembler Device Options: E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/emsx_top.sof ;
+----------------+---------------------------------------------------------------------------------+
; Option ; Setting ;
+----------------+---------------------------------------------------------------------------------+
; Device ; EP1C12Q240C8 ;
; JTAG usercode ; 0xFFFFFFFF ;
; Checksum ; 0x008AD3C0 ;
+----------------+---------------------------------------------------------------------------------+
+--------------------------------------------------------------------------------------------------+
; Assembler Device Options: E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/emsx_top.pof ;
+--------------------+-----------------------------------------------------------------------------+
; Option ; Setting ;
+--------------------+-----------------------------------------------------------------------------+
; Device ; EPCS4 ;
; JTAG usercode ; 0x00000000 ;
; Checksum ; 0x06347FDA ;
; Compression Ratio ; 1 ;
+--------------------+-----------------------------------------------------------------------------+
+--------------------------------------------------------------------------------------------------+
; Assembler Device Options: E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/emsx_top.rbf ;
+---------------------+----------------------------------------------------------------------------+
; Option ; Setting ;
+---------------------+----------------------------------------------------------------------------+
; Raw Binary File ; ;
; Compression Ratio ; 1 ;
+---------------------+----------------------------------------------------------------------------+
+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Assembler
Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
Info: Processing started: Thu Apr 18 20:45:15 2024
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off uMSX_EdFJ -c emsx_top
Info: Assembler is generating device programming files
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
Info: Peak virtual memory: 295 megabytes
Info: Processing ended: Thu Apr 18 20:45:17 2024
Info: Elapsed time: 00:00:02
Info: Total CPU time (on all processors): 00:00:02