@@ -220,6 +220,40 @@ assign rdma_wr_req.ready = m_rdma_wr_req.ready;
220
220
// RoCE stack
221
221
//
222
222
223
+ /* ila_rdma inst_ila_rdma (
224
+ .clk(nclk),
225
+ .probe0(s_rdma_qp_interface.valid),
226
+ .probe1(s_rdma_qp_interface.ready),
227
+ .probe2(s_rdma_qp_interface.data), // 184
228
+ .probe3(s_rdma_conn_interface.valid),
229
+ .probe4(s_rdma_conn_interface.ready),
230
+ .probe5(s_rdma_conn_interface.data), // 184
231
+ .probe6(s_rdma_sq.valid),
232
+ .probe7(s_rdma_sq.ready),
233
+ .probe8(s_rdma_sq.data), // 256
234
+ .probe9(m_rdma_rd_req.valid),
235
+ .probe10(m_rdma_rd_req.ready),
236
+ .probe11(m_rdma_rd_req.data), // 128
237
+ .probe12(m_rdma_wr_req.valid),
238
+ .probe13(m_rdma_wr_req.ready),
239
+ .probe14(m_rdma_wr_req.data), // 128
240
+ .probe15(m_rdma_mem_rd_cmd.valid),
241
+ .probe16(m_rdma_mem_rd_cmd.ready),
242
+ .probe17(m_rdma_mem_rd_cmd.data), // 96
243
+ .probe18(m_rdma_mem_wr_cmd.valid),
244
+ .probe19(m_rdma_mem_wr_cmd.ready),
245
+ .probe20(m_rdma_mem_wr_cmd.data), // 96
246
+ .probe21(s_axis_rdma_rd_req.tvalid),
247
+ .probe22(s_axis_rdma_rd_req.tdata), // 512
248
+ .probe23(s_axis_rdma_rd_req.tkeep), // 64
249
+ .probe24(s_axis_rdma_rd_req.tready),
250
+ .probe25(s_axis_rdma_rd_req.tlast),
251
+ .probe26(m_axis_rdma_wr.tvalid),
252
+ .probe27(m_axis_rdma_wr.tdata), // 512
253
+ .probe28(m_axis_rdma_wr.tkeep), // 64
254
+ .probe29(m_axis_rdma_wr.tready),
255
+ .probe30(m_axis_rdma_wr.tlast)
256
+ ); */
223
257
224
258
/* ila_rdma inst_ila_rdma (
225
259
.clk(nclk),
0 commit comments