@@ -264,6 +264,39 @@ assign rdma_wr_req.ready = m_rdma_wr_req.ready;
264
264
); */
265
265
266
266
267
+ /* ila_rdma inst_ila_rdma (
268
+ .clk(nclk),
269
+ .probe0(s_axis_rx.tvalid),
270
+ .probe1(s_axis_rx.tdata), // 512
271
+ .probe2(s_axis_rx.tkeep), // 64
272
+ .probe3(s_axis_rx.tready),
273
+ .probe4(s_axis_rx.tlast),
274
+ .probe5(m_axis_tx.tvalid),
275
+ .probe6(m_axis_tx.tdata), // 512
276
+ .probe7(m_axis_tx.tkeep), // 64
277
+ .probe8(m_axis_tx.tready),
278
+ .probe9(m_axis_tx.tlast),
279
+ .probe10(s_rdma_qp_interface.valid),
280
+ .probe11(s_rdma_qp_interface.ready),
281
+ .probe12(s_rdma_qp_interface.data), // 184
282
+ .probe13(s_rdma_conn_interface.valid),
283
+ .probe14(s_rdma_conn_interface.ready),
284
+ .probe15(s_rdma_conn_interface.data), // 184
285
+ .probe16(s_rdma_sq.valid),
286
+ .probe17(s_rdma_sq.ready),
287
+ .probe18(s_rdma_sq.data), // 256
288
+ .probe19(m_rdma_wr_req.valid),
289
+ .probe20(m_rdma_wr_req.ready),
290
+ .probe21(m_rdma_wr_req.data), // 128
291
+ .probe22(m_rdma_mem_rd_cmd.valid),
292
+ .probe23(m_rdma_mem_rd_cmd.ready),
293
+ .probe24(m_rdma_mem_rd_cmd.data), // 96
294
+ .probe25(m_rdma_mem_wr_cmd.valid),
295
+ .probe26(m_rdma_mem_wr_cmd.ready),
296
+ .probe27(m_rdma_mem_wr_cmd.data) // 96
297
+ ); */
298
+
299
+
267
300
metaIntf # (.STYPE (logic[103 : 0 ])) m_axis_dbg_0 ();
268
301
metaIntf # (.STYPE (logic[103 : 0 ])) m_axis_dbg_1 ();
269
302
metaIntf # (.STYPE (logic[103 : 0 ])) m_axis_dbg_2 ();
0 commit comments