|
106 | 106 | global_timer: timer@1e200 { |
107 | 107 | compatible = "arm,cortex-a9-global-timer"; |
108 | 108 | reg = <0x1e200 0x20>; |
109 | | - interrupts = <GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH>; |
| 109 | + interrupts = <GIC_PPI 11 IRQ_TYPE_EDGE_RISING>; |
110 | 110 | clocks = <&axi_clk>; |
111 | 111 | }; |
112 | 112 |
|
113 | 113 | local_timer: local-timer@1e600 { |
114 | 114 | compatible = "arm,cortex-a9-twd-timer"; |
115 | 115 | reg = <0x1e600 0x20>; |
116 | | - interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH>; |
| 116 | + interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) | |
| 117 | + IRQ_TYPE_EDGE_RISING)>; |
117 | 118 | clocks = <&axi_clk>; |
118 | 119 | }; |
119 | 120 |
|
120 | 121 | twd_watchdog: watchdog@1e620 { |
121 | 122 | compatible = "arm,cortex-a9-twd-wdt"; |
122 | 123 | reg = <0x1e620 0x20>; |
123 | | - interrupts = <GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH>; |
| 124 | + interrupts = <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) | |
| 125 | + IRQ_TYPE_LEVEL_HIGH)>; |
124 | 126 | }; |
125 | 127 |
|
126 | 128 | armpll: armpll { |
|
158 | 160 | serial0: serial@600 { |
159 | 161 | compatible = "brcm,bcm6345-uart"; |
160 | 162 | reg = <0x600 0x1b>; |
161 | | - interrupts = <GIC_SPI 32 0>; |
| 163 | + interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>; |
162 | 164 | clocks = <&periph_clk>; |
163 | 165 | clock-names = "periph"; |
164 | 166 | status = "disabled"; |
|
167 | 169 | serial1: serial@620 { |
168 | 170 | compatible = "brcm,bcm6345-uart"; |
169 | 171 | reg = <0x620 0x1b>; |
170 | | - interrupts = <GIC_SPI 33 0>; |
| 172 | + interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>; |
171 | 173 | clocks = <&periph_clk>; |
172 | 174 | clock-names = "periph"; |
173 | 175 | status = "disabled"; |
|
180 | 182 | reg = <0x2000 0x600>, <0xf0 0x10>; |
181 | 183 | reg-names = "nand", "nand-int-base"; |
182 | 184 | status = "disabled"; |
183 | | - interrupts = <GIC_SPI 38 0>; |
| 185 | + interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>; |
184 | 186 | interrupt-names = "nand"; |
185 | 187 | }; |
186 | 188 |
|
|
0 commit comments