Skip to content

Lower function invocations to Verilog module instantiations #646

joachimschmidt557 started this conversation in Ideas
Discussion options

You must be logged in to vote

Replies: 2 comments 3 replies

Comment options

You must be logged in to vote
3 replies
@joachimschmidt557
Comment options

@proppy
Comment options

@joachimschmidt557
Comment options

Comment options

You must be logged in to vote
0 replies
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Category
Ideas
Labels
None yet
3 participants