-
Notifications
You must be signed in to change notification settings - Fork 1
/
serial.c
277 lines (220 loc) · 8.38 KB
/
serial.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
//
// serial.c - serial (UART) port library
//
// v1.1 / 2021-07-15 / Io Engineering / Terje
//
//
/*
Copyright (c) 2015-2021, Terje Io
All rights reserved.
Redistribution and use in source and binary forms, with or without modification,
are permitted provided that the following conditions are met:
· Redistributions of source code must retain the above copyright notice, this
list of conditions and the following disclaimer.
· Redistributions in binary form must reproduce the above copyright notice, this
list of conditions and the following disclaimer in the documentation and/or
other materials provided with the distribution.
· Neither the name of the copyright holder nor the names of its contributors may
be used to endorse or promote products derived from this software without
specific prior written permission.
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#include <msp430.h>
#include <stdbool.h>
#include <stdint.h>
#include "serial.h"
#include "grbl/hal.h"
#include "grbl/protocol.h"
static char txbuf[TX_BUFFER_SIZE];
static char rxbuf[RX_BUFFER_SIZE];
static enqueue_realtime_command_ptr enqueue_realtime_command = protocol_enqueue_realtime_command;
const char eol[] = "\r\n";
static volatile uint16_t tx_head = 0, tx_tail = 0, rx_head = 0, rx_tail = 0, rx_overflow = 0;
#ifdef XONXOFF
static volatile unsigned int rx_off = XONOK;
#endif
static inline void setUCA1BR (uint16_t prescaler)
{
UCA1BR0 = prescaler & 0xFF; // LSB
UCA1BR1 = prescaler >> 8; // MSB
}
/*
static uint16_t serialTxCount (void)
{
uint16_t tail = tx_tail;
return BUFCOUNT(tx_head, tail, TX_BUFFER_SIZE);
}
static uint16_t serialRxCount (void)
{
uint16_t tail = rx_tail, head = rx_head;
return BUFCOUNT(head, tail, RX_BUFFER_SIZE);
}
*/
static uint16_t serialRxFree (void)
{
unsigned int tail = rx_tail, head = rx_head;
return RX_BUFFER_SIZE - BUFCOUNT(head, tail, RX_BUFFER_SIZE);
}
static void serialRxFlush (void)
{
rx_head = rx_tail = 0;
SERIAL_RTS_PORT_OUT &= ~SERIAL_RTS_BIT;
}
static void serialRxCancel (void)
{
rxbuf[rx_head] = ASCII_CAN;
rx_tail = rx_head;
rx_head = (rx_tail + 1) & (RX_BUFFER_SIZE - 1);
SERIAL_RTS_PORT_OUT &= ~SERIAL_RTS_BIT;;
}
static bool serialPutC (const char data)
{
unsigned int next_head = tx_head;
if((UCA1IFG & UCTXIFG) && next_head == tx_tail)
UCA1TXBUF = data;
else {
if (++next_head == TX_BUFFER_SIZE)
next_head = 0;
while(tx_tail == next_head); // Buffer full, block until free room
txbuf[tx_head] = data; // Enter data into buffer
tx_head = next_head; // and increment pointer to next entry
UCA1IE |= UCTXIE; // Enable transmit interrupts
}
return true;
}
static int16_t serialGetC (void)
{
if(rx_tail == rx_head)
return -1;
uint16_t tail;
// _DINT(); // Disable interrupts (to avoid contention)
tail = rx_tail;
char data = rxbuf[tail++]; // Get next character and increment pointer if data available else EOF
rx_tail = tail == RX_BUFFER_SIZE ? 0 : tail; // then update pointer
#ifdef XONXOFF
if (rx_off == XOFFOK && BUFCOUNT(rx_head, rx_tail, RX_BUFFER_SIZE) < RX_BUFFER_LWM) {
rx_off = XON; // Queue XON at front
UC0IE |= UCA1TXIE; // and enable UART TX interrupt
}
#else
if ((SERIAL_RTS_PORT_IN & SERIAL_RTS_BIT) && BUFCOUNT(rx_head, rx_tail, RX_BUFFER_SIZE) < RX_BUFFER_LWM) // Clear RTS if
SERIAL_RTS_PORT_OUT &= ~SERIAL_RTS_BIT; // buffer count is below low water mark
// _EINT(); // Reenable interrupts
#endif
return (int16_t)data;
}
static void serialWriteS (const char *data)
{
char c, *ptr = (char *)data;
while((c = *ptr++) != '\0')
serialPutC(c);
}
/*
static void serialWriteLn (const char *data)
{
serialWriteS(data);
serialWriteS(eol);
}
static void serialWrite (const char *data, uint16_t length)
{
char *ptr = (char *)data;
while(length--)
serialPutC(*ptr++);
}
*/
static bool serialEnqueueRtCommand (char c)
{
return enqueue_realtime_command(c);
}
static enqueue_realtime_command_ptr serialSetRtHandler (enqueue_realtime_command_ptr handler)
{
enqueue_realtime_command_ptr prev = enqueue_realtime_command;
if(handler)
enqueue_realtime_command = handler;
return prev;
}
const io_stream_t *serialInit (void)
{
static const io_stream_t stream = {
.type = StreamType_Serial,
.state.connected = true,
.read = serialGetC,
.write = serialWriteS,
.write_char = serialPutC,
.write_all = serialWriteS,
.enqueue_rt_command = serialEnqueueRtCommand,
.get_rx_buffer_free = serialRxFree,
.reset_read_buffer = serialRxFlush,
.cancel_read_buffer = serialRxCancel,
.set_enqueue_rt_handler = serialSetRtHandler
};
UCA1CTL1 = UCSWRST;
UCA1CTL1 |= UCSSEL_2; // Use SMCLK
setUCA1BR(217); // Set baudrate to 115200 @ 25MHz SMCLK
UCA1MCTL = 0; // Modulation UCBRSx=0, UCBRFx=0
UCA1CTL0 = 0; // 8 bit, 1 stop bit, no parity
SERIAL_SEL |= SERIAL_RXD|SERIAL_TXD;
UCA1CTL1 &= ~UCSWRST; // Initialize USCI state machine
UCA1IE |= UCRXIE; // Enable USCI_A0 RX interrupt
#ifndef XONXOFF
SERIAL_RTS_PORT_DIR |= SERIAL_RTS_BIT; // Enable RTS pin
SERIAL_RTS_PORT_OUT &= ~SERIAL_RTS_BIT; // and drive it low
#endif
return &stream;
}
#pragma vector=USCI_A1_VECTOR
__interrupt void USCI1RX_ISR(void)
{
uint16_t iv = UCA1IV;
if(iv == 0x02) {
uint16_t next_head = rx_head + 1; // Get and increment buffer pointer
if (next_head == RX_BUFFER_SIZE) // If at end
next_head = 0; // wrap pointer around
if(rx_tail == next_head) { // If buffer full
rx_overflow = 1; // flag overlow
next_head = UCA1RXBUF; // and do dummy read to clear interrupt
} else {
char data = UCA1RXBUF;
if(!enqueue_realtime_command(data)) {
rxbuf[rx_head] = data; // Add data to buffer
rx_head = next_head; // and update pointer
}
#ifdef XONXOFF
if (rx_off == XONOK && BUFCOUNT(rx_head, rx_tail, RX_BUFFER_SIZE) > RX_BUFFER_HWM) {
rx_off = XOFF; // Queue XOFF at front
UC0IE |= UCA1TXIE; // and enable UART TX interrupt
}
#else
if (!(SERIAL_RTS_PORT_IN & SERIAL_RTS_BIT) && BUFCOUNT(rx_head, rx_tail, RX_BUFFER_SIZE) >= RX_BUFFER_HWM)
SERIAL_RTS_PORT_OUT &= ~SERIAL_RTS_BIT;
#endif
}
}
if(iv == 0x04) {
uint16_t tail = tx_tail; // Get buffer pointer
#ifdef XONXOFF
if(rx_off == XON || rx_off == XOFF) { // If we have XOFF/XON to send
UCA1TXBUF = rx_off; // send it
rx_off |= 0x80; // and flag it sent
} else {
#endif
UCA1TXBUF = txbuf[tail++]; // Send next character and increment pointer
if(tail == TX_BUFFER_SIZE) // If at end
tail = 0; // wrap pointer around
tx_tail = tail; // Update global pointer
#ifdef XONXOFF
}
#endif
if(tail == tx_head) // If buffer empty then
UCA1IE &= ~UCTXIE; // disable UART TX interrupt
}
}