{"payload":{"header_redesign_enabled":false,"results":[{"id":"823691831","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"htmos6/Swiss-Stopwatch","hl_trunc_description":"Project is a high-precision chronometer using VHDL, intended for implementation on an FPGA. The chronometer is designed to operate with n…","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":823691831,"name":"Swiss-Stopwatch","owner_id":88316097,"owner_login":"htmos6","updated_at":"2024-07-03T14:50:54.720Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","vivado","xsim"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":71,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ahtmos6%252FSwiss-Stopwatch%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/htmos6/Swiss-Stopwatch/star":{"post":"7FO1vxXVdJfrPyi8NyqsR_N8LAK53pS4pDDxY3oISg1MkIfQF26pRGxE2pI8zi26iNVIpelReLLskUfh5P1hNA"},"/htmos6/Swiss-Stopwatch/unstar":{"post":"yRGC6DS2SLBbmwhqkz78KQurB87rQho7cQeje_21Opk6GrE3tj_w5NlZjV6GPrhvI1DFB1h2PS2AFec4UaPWjA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"zJIYpbApn7kb_26xuSR6wlBuCih1bjvUzJXxlMCNRQkLDc-5gA_HfB7vKpntbtDXIIOiy1--w3nYiEEJQ06R0g"}}},"title":"Repository search results"}