Skip to content

Commit efc2e32

Browse files
xhuan28opcm
authored andcommitted
add declarations for ubox
Signed-off-by: Huang, Xiaojun <xiaojun.huang@intel.com>
1 parent 9b3e4a1 commit efc2e32

File tree

5 files changed

+40
-0
lines changed

5 files changed

+40
-0
lines changed

src/PMURegisterDeclarations/GenuineIntel-6-4F-1.json

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -110,5 +110,13 @@
110110
"EdgeDetect": {"Config": 0, "Position": 18, "Width": 1, "DefaultValue": 0},
111111
"Threshold": {"Config": 0, "Position": 24, "Width": 8, "DefaultValue": 0}
112112
}
113+
},
114+
"ubox" : {
115+
"programmable" : {
116+
"EventCode": {"Config": 0, "Position": 0, "Width": 8},
117+
"UMask": {"Config": 0, "Position": 8, "Width": 8},
118+
"EdgeDetect": {"Config": 0, "Position": 18, "Width": 1, "DefaultValue": 0},
119+
"Threshold": {"Config": 0, "Position": 24, "Width": 8, "DefaultValue": 0}
120+
}
113121
}
114122
}

src/PMURegisterDeclarations/GenuineIntel-6-55-4.json

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -115,6 +115,14 @@
115115
"Threshold": {"Config": 0, "Position": 24, "Width": 8, "DefaultValue": 0}
116116
}
117117
},
118+
"ubox" : {
119+
"programmable" : {
120+
"EventCode": {"Config": 0, "Position": 0, "Width": 8},
121+
"UMask": {"Config": 0, "Position": 8, "Width": 8},
122+
"EdgeDetect": {"Config": 0, "Position": 18, "Width": 1, "DefaultValue": 0},
123+
"Threshold": {"Config": 0, "Position": 24, "Width": 8, "DefaultValue": 0}
124+
}
125+
},
118126
"iio" : {
119127
"programmable" : {
120128
"EventCode": {"Config": 0, "Position": 0, "Width": 8},

src/PMURegisterDeclarations/GenuineIntel-6-6A-6.json

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -116,6 +116,14 @@
116116
"Threshold": {"Config": 0, "Position": 24, "Width": 8, "DefaultValue": 0}
117117
}
118118
},
119+
"ubox" : {
120+
"programmable" : {
121+
"EventCode": {"Config": 0, "Position": 0, "Width": 8},
122+
"UMask": {"Config": 0, "Position": 8, "Width": 8},
123+
"EdgeDetect": {"Config": 0, "Position": 18, "Width": 1, "DefaultValue": 0},
124+
"Threshold": {"Config": 0, "Position": 24, "Width": 8, "DefaultValue": 0}
125+
}
126+
},
119127
"pcu" : {
120128
"programmable" : {
121129
"EventCode": {"Config": 0, "Position": 0, "Width": 8},

src/PMURegisterDeclarations/GenuineIntel-6-8F-6.json

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -124,6 +124,14 @@
124124
"Threshold": {"Config": 0, "Position": 24, "Width": 8, "DefaultValue": 0}
125125
}
126126
},
127+
"ubox" : {
128+
"programmable" : {
129+
"EventCode": {"Config": 0, "Position": 0, "Width": 8},
130+
"UMask": {"Config": 0, "Position": 8, "Width": 8},
131+
"EdgeDetect": {"Config": 0, "Position": 18, "Width": 1, "DefaultValue": 0},
132+
"Threshold": {"Config": 0, "Position": 24, "Width": 8, "DefaultValue": 0}
133+
}
134+
},
127135
"pcu" : {
128136
"programmable" : {
129137
"EventCode": {"Config": 0, "Position": 0, "Width": 8},

src/PMURegisterDeclarations/GenuineIntel-6-CF-1.json

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -124,6 +124,14 @@
124124
"Threshold": {"Config": 0, "Position": 24, "Width": 8, "DefaultValue": 0}
125125
}
126126
},
127+
"ubox" : {
128+
"programmable" : {
129+
"EventCode": {"Config": 0, "Position": 0, "Width": 8},
130+
"UMask": {"Config": 0, "Position": 8, "Width": 8},
131+
"EdgeDetect": {"Config": 0, "Position": 18, "Width": 1, "DefaultValue": 0},
132+
"Threshold": {"Config": 0, "Position": 24, "Width": 8, "DefaultValue": 0}
133+
}
134+
},
127135
"pcu" : {
128136
"programmable" : {
129137
"EventCode": {"Config": 0, "Position": 0, "Width": 8},

0 commit comments

Comments
 (0)