Skip to content

Commit 0e1a0c6

Browse files
committed
modify docs
1 parent 2c9b9d2 commit 0e1a0c6

File tree

7 files changed

+6
-6
lines changed

7 files changed

+6
-6
lines changed

docs/_sidebar.md

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -1,14 +1,14 @@
11
- 设计文档
22

3-
- [Project-3 logisim 单周期 CPU](p3)
3+
- [Project-3 logisim 单周期 CPU](project3)
44

5-
- [Project-4 Verilog 单周期 CPU](p4)
5+
- [Project-4 Verilog 单周期 CPU](project4)
66

7-
- [Project-5 五级流水线 CPU](p5)
7+
- [Project-5 五级流水线 CPU](project5)
88

9-
- [Project-6 五级流水线 CPU plus](p6)
9+
- [Project-6 五级流水线 CPU plus](project6)
1010

11-
- [Project-7 中断异常](p7)
11+
- [Project-7 中断异常](project7)
1212

13-
- [Project-8 MIPS 微系统](p8)
13+
- [Project-8 MIPS 微系统](project8)
1414

File renamed without changes.
File renamed without changes.
File renamed without changes.
File renamed without changes.
File renamed without changes.
File renamed without changes.

0 commit comments

Comments
 (0)