Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open Discussion: CPU Implementation and Lucas Series Calculation in Verilog #1

Open
llgelarall opened this issue Oct 1, 2024 · 0 comments
Labels
bug Something isn't working documentation Improvements or additions to documentation help wanted Extra attention is needed invalid This doesn't seem right question Further information is requested

Comments

@llgelarall
Copy link
Owner

Description

This repository contains the implementation of:

  1. A simple CPU using Verilog, featuring components like:

    • Program Counter (PC)
    • Instruction Register (IR)
    • Accumulator (AC)
    • Arithmetic Logic Unit (ALU)
    • Controller
  2. Lucas Series Calculation using the implemented CPU. This includes additional instructions and registers to support the Lucas series calculation.

Purpose

This issue is open for contributors to:

  • Report bugs
  • Suggest improvements
  • Request features

If you encounter any issues or have ideas for enhancements related to either the CPU implementation or the Lucas Series calculation, feel free to add them here for discussion.

@llgelarall llgelarall added bug Something isn't working documentation Improvements or additions to documentation help wanted Extra attention is needed invalid This doesn't seem right question Further information is requested labels Oct 1, 2024
@llgelarall llgelarall pinned this issue Oct 1, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
bug Something isn't working documentation Improvements or additions to documentation help wanted Extra attention is needed invalid This doesn't seem right question Further information is requested
Projects
None yet
Development

No branches or pull requests

1 participant