diff --git a/VERSION_HISTORY.md b/VERSION_HISTORY.md index 35a45a1..229ac43 100644 --- a/VERSION_HISTORY.md +++ b/VERSION_HISTORY.md @@ -78,9 +78,9 @@ * Fix examples/mode0/timer2 compilation * Fix timer0_mode2_reload - TH0 value should be set, now used TL0 * Fix INT0 should be defined in timer0 modes +* timerX_modeX_direct_{reload, start}(TxH, TxL) for direct set TLx, THx registers implemented Next releases todo -* TODO Implement timer_modeX_direct_*(TxH, TxL) for direct set TLx, THx registers * TODO Does not recompile examples every time. Compile only when it changed. * TODO Suppress compiler output for examples on non verbose build * TODO Implement counters diff --git a/docs/html/dir_000003_000012.html b/docs/html/dir_000003_000012.html index cb3e4a0..91e67ef 100644 --- a/docs/html/dir_000003_000012.html +++ b/docs/html/dir_000003_000012.html @@ -66,7 +66,7 @@
-

async → include Relation

File in examples/timer/mode3/asyncIncludes file in include
timer0_mode3_1T_interrupt_example.cdelay.h
timer0_mode3_1T_interrupt_example.ctimer0_mode3.h
timer0_mode3_direct_reload_example.cdelay.h
timer0_mode3_direct_reload_example.ctimer0_mode3.h
timer0_mode3_direct_start_example.cfrequency.h
timer0_mode3_direct_start_example.ctimer0_mode3.h
timer0_mode3_pause_by_gate_example.cdelay.h
timer0_mode3_pause_by_gate_example.ctimer0_mode3.h
timer0_mode3_reload_example.cdelay.h
timer0_mode3_reload_example.ctimer0_mode3.h
+

async → include Relation

File in examples/timer/mode3/asyncIncludes file in include
timer0_mode3_1T_interrupt_example.cdelay.h
timer0_mode3_1T_interrupt_example.ctimer0_mode3.h
timer0_mode3_direct_reload_example.cdelay.h
timer0_mode3_direct_reload_example.ctimer0_mode3.h
timer0_mode3_direct_start_example.cfrequency.h
timer0_mode3_direct_start_example.ctimer0_mode3.h
timer0_mode3_pause_by_gate_example.cdelay.h
timer0_mode3_pause_by_gate_example.ctimer0_mode3.h
timer0_mode3_reload_example.cdelay.h
timer0_mode3_reload_example.ctimer0_mode3.h
timer2_mode0_direct_start_example.cfrequency.h
timer2_mode0_direct_start_example.ctimer2_mode0.h
Generated by doxygen 1.9.4 diff --git a/docs/html/dir_000019_000012.html b/docs/html/dir_000019_000012.html index 794245d..00761a6 100644 --- a/docs/html/dir_000019_000012.html +++ b/docs/html/dir_000019_000012.html @@ -66,7 +66,7 @@
-

mode3 → include Relation

File in examples/timer/mode3Includes file in include
async / timer0_mode3_1T_interrupt_example.cdelay.h
async / timer0_mode3_1T_interrupt_example.ctimer0_mode3.h
async / timer0_mode3_direct_reload_example.cdelay.h
async / timer0_mode3_direct_reload_example.ctimer0_mode3.h
async / timer0_mode3_direct_start_example.cfrequency.h
async / timer0_mode3_direct_start_example.ctimer0_mode3.h
async / timer0_mode3_pause_by_gate_example.cdelay.h
async / timer0_mode3_pause_by_gate_example.ctimer0_mode3.h
async / timer0_mode3_reload_example.cdelay.h
async / timer0_mode3_reload_example.ctimer0_mode3.h
sync / timer0_mode3_12T_sync_example.ctimer0_mode3.h
sync / timer0_mode3_12T_sync_example.cfrequency.h
sync / timer0_mode3_1T_sync_example.ctimer0_mode3.h
sync / timer0_mode3_1T_sync_example.cfrequency.h
+

mode3 → include Relation

File in examples/timer/mode3Includes file in include
async / timer0_mode3_1T_interrupt_example.cdelay.h
async / timer0_mode3_1T_interrupt_example.ctimer0_mode3.h
async / timer0_mode3_direct_reload_example.cdelay.h
async / timer0_mode3_direct_reload_example.ctimer0_mode3.h
async / timer0_mode3_direct_start_example.cfrequency.h
async / timer0_mode3_direct_start_example.ctimer0_mode3.h
async / timer0_mode3_pause_by_gate_example.cdelay.h
async / timer0_mode3_pause_by_gate_example.ctimer0_mode3.h
async / timer0_mode3_reload_example.cdelay.h
async / timer0_mode3_reload_example.ctimer0_mode3.h
async / timer2_mode0_direct_start_example.cfrequency.h
async / timer2_mode0_direct_start_example.ctimer2_mode0.h
sync / timer0_mode3_12T_sync_example.ctimer0_mode3.h
sync / timer0_mode3_12T_sync_example.cfrequency.h
sync / timer0_mode3_1T_sync_example.ctimer0_mode3.h
sync / timer0_mode3_1T_sync_example.cfrequency.h
Generated by doxygen 1.9.4 diff --git a/docs/html/dir_000029_000012.html b/docs/html/dir_000029_000012.html index 638ec2f..d985d96 100644 --- a/docs/html/dir_000029_000012.html +++ b/docs/html/dir_000029_000012.html @@ -66,7 +66,7 @@
-

timer → include Relation

File in examples/timerIncludes file in include
common / timer0_common_example.cdelay.h
common / timer0_common_example.ctimer0_mode0.h
common / timer0_common_example.ctimer0_mode1.h
common / timer0_common_example.ctimer_common.h
common / timer0_common_example.cuart.h
mode0 / timer0 / async / timer0_mode0_12T_interrupt_example.ctimer0_mode0.h
mode0 / timer0 / sync / timer0_mode0_12T_sync_example.ctimer0_mode0.h
mode0 / timer0 / async / timer0_mode0_1T_interrupt_example.cdelay.h
mode0 / timer0 / async / timer0_mode0_1T_interrupt_example.ctimer0_mode0.h
mode0 / timer0 / sync / timer0_mode0_1T_sync_example.ctimer0_mode0.h
mode0 / timer0 / async / timer0_mode0_direct_reload_example.cdelay.h
mode0 / timer0 / async / timer0_mode0_direct_reload_example.ctimer0_mode0.h
mode0 / timer0 / async / timer0_mode0_direct_start_example.ctimer0_mode0.h
mode0 / timer0 / async / timer0_mode0_pause_by_gate_example.cdelay.h
mode0 / timer0 / async / timer0_mode0_pause_by_gate_example.ctimer0_mode0.h
mode0 / timer0 / async / timer0_mode0_reload_example.cdelay.h
mode0 / timer0 / async / timer0_mode0_reload_example.ctimer0_mode0.h
mode1 / sync / timer0_mode1_12T_sync_example.ctimer0_mode1.h
mode1 / async / timer0_mode1_1T_interrupt_example.cdelay.h
mode1 / async / timer0_mode1_1T_interrupt_example.cfrequency.h
mode1 / async / timer0_mode1_1T_interrupt_example.ctimer0_mode1.h
mode1 / sync / timer0_mode1_1T_sync_example.cfrequency.h
mode1 / sync / timer0_mode1_1T_sync_example.ctimer0_mode1.h
mode1 / async / timer0_mode1_direct_start_example.ctimer0_mode1.h
mode1 / async / timer0_mode1_pause_by_gate_example.cdelay.h
mode1 / async / timer0_mode1_pause_by_gate_example.ctimer0_mode1.h
mode2 / async / timer0_mode2_12T_interrupt_example.ctimer0_mode2.h
mode2 / sync / timer0_mode2_12T_sync_example.ctimer0_mode2.h
mode2 / sync / timer0_mode2_1T_sync_example.ctimer0_mode2.h
mode2 / async / timer0_mode2_direct_reload_example.cdelay.h
mode2 / async / timer0_mode2_direct_reload_example.cfrequency.h
mode2 / async / timer0_mode2_direct_reload_example.ctimer0_mode2.h
mode2 / async / timer0_mode2_direct_start_example.cfrequency.h
mode2 / async / timer0_mode2_direct_start_example.ctimer0_mode2.h
mode3 / sync / timer0_mode3_12T_sync_example.cfrequency.h
mode3 / sync / timer0_mode3_12T_sync_example.ctimer0_mode3.h
mode3 / async / timer0_mode3_1T_interrupt_example.cdelay.h
mode3 / async / timer0_mode3_1T_interrupt_example.ctimer0_mode3.h
mode3 / sync / timer0_mode3_1T_sync_example.cfrequency.h
mode3 / sync / timer0_mode3_1T_sync_example.ctimer0_mode3.h
mode3 / async / timer0_mode3_direct_reload_example.cdelay.h
mode3 / async / timer0_mode3_direct_reload_example.ctimer0_mode3.h
mode3 / async / timer0_mode3_direct_start_example.cfrequency.h
mode3 / async / timer0_mode3_direct_start_example.ctimer0_mode3.h
mode3 / async / timer0_mode3_pause_by_gate_example.cdelay.h
mode3 / async / timer0_mode3_pause_by_gate_example.ctimer0_mode3.h
mode3 / async / timer0_mode3_reload_example.cdelay.h
mode3 / async / timer0_mode3_reload_example.ctimer0_mode3.h
common / timer0_ms2ticks_example.ctimer0_mode0.h
common / timer0_ms2ticks_example.ctimer0_to_ms.h
common / timer0_ms2ticks_example.cuart.h
common / timer2_common_example.cdelay.h
common / timer2_common_example.ctimer2_mode0.h
common / timer2_common_example.ctimer_common.h
common / timer2_common_example.cuart.h
aux / timer0 / timer0_12T_freq_uint16_example.ctimer0_to_ms.h
aux / timer0 / timer0_12T_freq_uint16_example.cfrequency.h
aux / timer0 / timer0_12T_freq_uint16_example.cdelay.h
aux / timer0 / timer0_12T_freq_uint16_example.cuart.h
aux / timer0 / timer0_12T_freq_uint8_example.ctimer0_mode2.h
aux / timer0 / timer0_12T_freq_uint8_example.ctimer0_to_ms.h
aux / timer0 / timer0_12T_freq_uint8_example.cuart.h
aux / timer0 / timer0_12T_ticks_example.ctimer0_mode0.h
aux / timer0 / timer0_12T_ticks_example.ctimer0_to_ms.h
aux / timer0 / timer0_12T_ticks_example.cuart.h
aux / timer0 / timer0_1T_freq_uint16_example.ctimer0_to_ms.h
aux / timer0 / timer0_1T_freq_uint16_example.cuart.h
aux / timer0 / timer0_1T_freq_uint16_example.cdelay.h
aux / timer0 / timer0_ticks_to_ms_example.ctimer0_to_ms.h
aux / timer0 / timer0_ticks_to_ms_example.cuart.h
aux / timer2 / timer2_12T_freq_uint16_example.ctimer2_to_ms.h
aux / timer2 / timer2_12T_freq_uint16_example.cfrequency.h
aux / timer2 / timer2_12T_freq_uint16_example.cdelay.h
aux / timer2 / timer2_12T_freq_uint16_example.cuart.h
aux / timer2 / timer2_ticks_to_ms_example.ctimer2_to_ms.h
aux / timer2 / timer2_ticks_to_ms_example.ctimer2_mode0.h
aux / timer2 / timer2_ticks_to_ms_example.cuart.h
aux / timer2 / timer2_uart_baud_rate_example.cuart.h
aux / timer2 / timer2_uart_baud_rate_example.ctimer2_mode0.h
aux / timer2 / timer2_uart_baud_rate_example.ctimer2_to_ms.h
aux / timer2 / timer2_uart_baud_rate_example.cdelay.h
mode0 / timer2 / timer2_mode0_1T_interrupt_example.ctimer2_mode0.h
mode0 / timer2 / timer2_mode0_1T_interrupt_example.cfrequency.h
mode0 / timer2 / timer2_mode0_direct_reload_example.ctimer2_mode0.h
mode0 / timer2 / timer2_mode0_direct_reload_example.cdelay.h
mode0 / timer2 / timer2_mode0_direct_reload_example.cfrequency.h
mode0 / timer2 / timer2_mode0_P30_output_example.ctimer2_mode0.h
mode0 / timer2 / timer2_mode0_reload_example.ctimer2_mode0.h
mode0 / timer2 / timer2_mode0_reload_example.cdelay.h
mode0 / timer2 / timer2_mode0_reload_example.cfrequency.h
mode0 / timer2 / uart1_baud_rate / timer2_mode0_uart1_baud_rate.ctimer2_mode0.h
mode0 / timer2 / uart1_baud_rate / timer2_mode0_uart1_baud_rate.cdelay.h
+

timer → include Relation

File in examples/timerIncludes file in include
common / timer0_common_example.cdelay.h
common / timer0_common_example.ctimer0_mode0.h
common / timer0_common_example.ctimer0_mode1.h
common / timer0_common_example.ctimer_common.h
common / timer0_common_example.cuart.h
mode0 / timer0 / async / timer0_mode0_12T_interrupt_example.ctimer0_mode0.h
mode0 / timer0 / sync / timer0_mode0_12T_sync_example.ctimer0_mode0.h
mode0 / timer0 / async / timer0_mode0_1T_interrupt_example.cdelay.h
mode0 / timer0 / async / timer0_mode0_1T_interrupt_example.ctimer0_mode0.h
mode0 / timer0 / sync / timer0_mode0_1T_sync_example.ctimer0_mode0.h
mode0 / timer0 / async / timer0_mode0_direct_reload_example.cdelay.h
mode0 / timer0 / async / timer0_mode0_direct_reload_example.ctimer0_mode0.h
mode0 / timer0 / async / timer0_mode0_direct_start_example.ctimer0_mode0.h
mode0 / timer0 / async / timer0_mode0_pause_by_gate_example.cdelay.h
mode0 / timer0 / async / timer0_mode0_pause_by_gate_example.ctimer0_mode0.h
mode0 / timer0 / async / timer0_mode0_reload_example.cdelay.h
mode0 / timer0 / async / timer0_mode0_reload_example.ctimer0_mode0.h
mode1 / sync / timer0_mode1_12T_sync_example.ctimer0_mode1.h
mode1 / async / timer0_mode1_1T_interrupt_example.cdelay.h
mode1 / async / timer0_mode1_1T_interrupt_example.cfrequency.h
mode1 / async / timer0_mode1_1T_interrupt_example.ctimer0_mode1.h
mode1 / sync / timer0_mode1_1T_sync_example.cfrequency.h
mode1 / sync / timer0_mode1_1T_sync_example.ctimer0_mode1.h
mode1 / async / timer0_mode1_direct_start_example.ctimer0_mode1.h
mode1 / async / timer0_mode1_pause_by_gate_example.cdelay.h
mode1 / async / timer0_mode1_pause_by_gate_example.ctimer0_mode1.h
mode2 / async / timer0_mode2_12T_interrupt_example.ctimer0_mode2.h
mode2 / sync / timer0_mode2_12T_sync_example.ctimer0_mode2.h
mode2 / sync / timer0_mode2_1T_sync_example.ctimer0_mode2.h
mode2 / async / timer0_mode2_direct_reload_example.cdelay.h
mode2 / async / timer0_mode2_direct_reload_example.cfrequency.h
mode2 / async / timer0_mode2_direct_reload_example.ctimer0_mode2.h
mode2 / async / timer0_mode2_direct_start_example.cfrequency.h
mode2 / async / timer0_mode2_direct_start_example.ctimer0_mode2.h
mode3 / sync / timer0_mode3_12T_sync_example.cfrequency.h
mode3 / sync / timer0_mode3_12T_sync_example.ctimer0_mode3.h
mode3 / async / timer0_mode3_1T_interrupt_example.cdelay.h
mode3 / async / timer0_mode3_1T_interrupt_example.ctimer0_mode3.h
mode3 / sync / timer0_mode3_1T_sync_example.cfrequency.h
mode3 / sync / timer0_mode3_1T_sync_example.ctimer0_mode3.h
mode3 / async / timer0_mode3_direct_reload_example.cdelay.h
mode3 / async / timer0_mode3_direct_reload_example.ctimer0_mode3.h
mode3 / async / timer0_mode3_direct_start_example.cfrequency.h
mode3 / async / timer0_mode3_direct_start_example.ctimer0_mode3.h
mode3 / async / timer0_mode3_pause_by_gate_example.cdelay.h
mode3 / async / timer0_mode3_pause_by_gate_example.ctimer0_mode3.h
mode3 / async / timer0_mode3_reload_example.cdelay.h
mode3 / async / timer0_mode3_reload_example.ctimer0_mode3.h
common / timer0_ms2ticks_example.ctimer0_mode0.h
common / timer0_ms2ticks_example.ctimer0_to_ms.h
common / timer0_ms2ticks_example.cuart.h
common / timer2_common_example.cdelay.h
common / timer2_common_example.ctimer2_mode0.h
common / timer2_common_example.ctimer_common.h
common / timer2_common_example.cuart.h
mode3 / async / timer2_mode0_direct_start_example.cfrequency.h
mode3 / async / timer2_mode0_direct_start_example.ctimer2_mode0.h
aux / timer0 / timer0_12T_freq_uint16_example.ctimer0_to_ms.h
aux / timer0 / timer0_12T_freq_uint16_example.cfrequency.h
aux / timer0 / timer0_12T_freq_uint16_example.cdelay.h
aux / timer0 / timer0_12T_freq_uint16_example.cuart.h
aux / timer0 / timer0_12T_freq_uint8_example.ctimer0_mode2.h
aux / timer0 / timer0_12T_freq_uint8_example.ctimer0_to_ms.h
aux / timer0 / timer0_12T_freq_uint8_example.cuart.h
aux / timer0 / timer0_12T_ticks_example.ctimer0_mode0.h
aux / timer0 / timer0_12T_ticks_example.ctimer0_to_ms.h
aux / timer0 / timer0_12T_ticks_example.cuart.h
aux / timer0 / timer0_1T_freq_uint16_example.ctimer0_to_ms.h
aux / timer0 / timer0_1T_freq_uint16_example.cuart.h
aux / timer0 / timer0_1T_freq_uint16_example.cdelay.h
aux / timer0 / timer0_ticks_to_ms_example.ctimer0_to_ms.h
aux / timer0 / timer0_ticks_to_ms_example.cuart.h
aux / timer2 / timer2_12T_freq_uint16_example.ctimer2_to_ms.h
aux / timer2 / timer2_12T_freq_uint16_example.cfrequency.h
aux / timer2 / timer2_12T_freq_uint16_example.cdelay.h
aux / timer2 / timer2_12T_freq_uint16_example.cuart.h
aux / timer2 / timer2_ticks_to_ms_example.ctimer2_to_ms.h
aux / timer2 / timer2_ticks_to_ms_example.ctimer2_mode0.h
aux / timer2 / timer2_ticks_to_ms_example.cuart.h
aux / timer2 / timer2_uart_baud_rate_example.cuart.h
aux / timer2 / timer2_uart_baud_rate_example.ctimer2_mode0.h
aux / timer2 / timer2_uart_baud_rate_example.ctimer2_to_ms.h
aux / timer2 / timer2_uart_baud_rate_example.cdelay.h
mode0 / timer2 / timer2_mode0_1T_interrupt_example.ctimer2_mode0.h
mode0 / timer2 / timer2_mode0_1T_interrupt_example.cfrequency.h
mode0 / timer2 / timer2_mode0_direct_reload_example.ctimer2_mode0.h
mode0 / timer2 / timer2_mode0_direct_reload_example.cdelay.h
mode0 / timer2 / timer2_mode0_direct_reload_example.cfrequency.h
mode0 / timer2 / timer2_mode0_P30_output_example.ctimer2_mode0.h
mode0 / timer2 / timer2_mode0_reload_example.ctimer2_mode0.h
mode0 / timer2 / timer2_mode0_reload_example.cdelay.h
mode0 / timer2 / timer2_mode0_reload_example.cfrequency.h
mode0 / timer2 / uart1_baud_rate / timer2_mode0_uart1_baud_rate.ctimer2_mode0.h
mode0 / timer2 / uart1_baud_rate / timer2_mode0_uart1_baud_rate.cdelay.h
Generated by doxygen 1.9.4 diff --git a/docs/html/dir_39202362d18695824734a290dfdbf204.html b/docs/html/dir_39202362d18695824734a290dfdbf204.html index 6d65cb7..03cb76b 100644 --- a/docs/html/dir_39202362d18695824734a290dfdbf204.html +++ b/docs/html/dir_39202362d18695824734a290dfdbf204.html @@ -76,7 +76,7 @@ - + diff --git a/docs/html/dir_39202362d18695824734a290dfdbf204_dep.map b/docs/html/dir_39202362d18695824734a290dfdbf204_dep.map index c2ac067..8fbfbcc 100644 --- a/docs/html/dir_39202362d18695824734a290dfdbf204_dep.map +++ b/docs/html/dir_39202362d18695824734a290dfdbf204_dep.map @@ -1,6 +1,6 @@ - + diff --git a/docs/html/dir_39202362d18695824734a290dfdbf204_dep.md5 b/docs/html/dir_39202362d18695824734a290dfdbf204_dep.md5 index f589bc5..f7977c2 100644 --- a/docs/html/dir_39202362d18695824734a290dfdbf204_dep.md5 +++ b/docs/html/dir_39202362d18695824734a290dfdbf204_dep.md5 @@ -1 +1 @@ -4185aed0b4c40d8f3a19b12b11259944 \ No newline at end of file +3ac06cc3baa99916b15c53087d49b45a \ No newline at end of file diff --git a/docs/html/dir_39202362d18695824734a290dfdbf204_dep.png b/docs/html/dir_39202362d18695824734a290dfdbf204_dep.png index dc7e1d5..da0dc2a 100644 Binary files a/docs/html/dir_39202362d18695824734a290dfdbf204_dep.png and b/docs/html/dir_39202362d18695824734a290dfdbf204_dep.png differ diff --git a/docs/html/dir_7706d996c2baf6a3fda3e3bee277fc4f.html b/docs/html/dir_7706d996c2baf6a3fda3e3bee277fc4f.html index 0ed6171..3b9767a 100644 --- a/docs/html/dir_7706d996c2baf6a3fda3e3bee277fc4f.html +++ b/docs/html/dir_7706d996c2baf6a3fda3e3bee277fc4f.html @@ -76,7 +76,7 @@ - + diff --git a/docs/html/dir_7706d996c2baf6a3fda3e3bee277fc4f_dep.map b/docs/html/dir_7706d996c2baf6a3fda3e3bee277fc4f_dep.map index 6957454..bec0d58 100644 --- a/docs/html/dir_7706d996c2baf6a3fda3e3bee277fc4f_dep.map +++ b/docs/html/dir_7706d996c2baf6a3fda3e3bee277fc4f_dep.map @@ -1,7 +1,7 @@ - + diff --git a/docs/html/dir_7706d996c2baf6a3fda3e3bee277fc4f_dep.md5 b/docs/html/dir_7706d996c2baf6a3fda3e3bee277fc4f_dep.md5 index 98786a4..10f48a5 100644 --- a/docs/html/dir_7706d996c2baf6a3fda3e3bee277fc4f_dep.md5 +++ b/docs/html/dir_7706d996c2baf6a3fda3e3bee277fc4f_dep.md5 @@ -1 +1 @@ -7f7a3b8d1106e337eb59fa1a95d272d4 \ No newline at end of file +22904d86967042240f024ade27828a2e \ No newline at end of file diff --git a/docs/html/dir_7706d996c2baf6a3fda3e3bee277fc4f_dep.png b/docs/html/dir_7706d996c2baf6a3fda3e3bee277fc4f_dep.png index a2db17e..b416fad 100644 Binary files a/docs/html/dir_7706d996c2baf6a3fda3e3bee277fc4f_dep.png and b/docs/html/dir_7706d996c2baf6a3fda3e3bee277fc4f_dep.png differ diff --git a/docs/html/dir_d28a4824dc47e487b107a5db32ef43c4.html b/docs/html/dir_d28a4824dc47e487b107a5db32ef43c4.html index 686ca81..82adcd4 100644 --- a/docs/html/dir_d28a4824dc47e487b107a5db32ef43c4.html +++ b/docs/html/dir_d28a4824dc47e487b107a5db32ef43c4.html @@ -95,7 +95,7 @@ - + diff --git a/docs/html/dir_d28a4824dc47e487b107a5db32ef43c4_dep.map b/docs/html/dir_d28a4824dc47e487b107a5db32ef43c4_dep.map index 716bfe6..8f85d28 100644 --- a/docs/html/dir_d28a4824dc47e487b107a5db32ef43c4_dep.map +++ b/docs/html/dir_d28a4824dc47e487b107a5db32ef43c4_dep.map @@ -20,7 +20,7 @@ - + diff --git a/docs/html/dir_d28a4824dc47e487b107a5db32ef43c4_dep.md5 b/docs/html/dir_d28a4824dc47e487b107a5db32ef43c4_dep.md5 index fd56bc8..d4d2e82 100644 --- a/docs/html/dir_d28a4824dc47e487b107a5db32ef43c4_dep.md5 +++ b/docs/html/dir_d28a4824dc47e487b107a5db32ef43c4_dep.md5 @@ -1 +1 @@ -5357536cd2109e26da3524dcbda635a0 \ No newline at end of file +1fec0202bd0506d628759061c7d6ded5 \ No newline at end of file diff --git a/docs/html/dir_d28a4824dc47e487b107a5db32ef43c4_dep.png b/docs/html/dir_d28a4824dc47e487b107a5db32ef43c4_dep.png index 2204966..aa439fe 100644 Binary files a/docs/html/dir_d28a4824dc47e487b107a5db32ef43c4_dep.png and b/docs/html/dir_d28a4824dc47e487b107a5db32ef43c4_dep.png differ diff --git a/docs/html/dir_e7ce32aeeb928923d1462842b69c3a0e.html b/docs/html/dir_e7ce32aeeb928923d1462842b69c3a0e.html index b5cbda8..05860f3 100644 --- a/docs/html/dir_e7ce32aeeb928923d1462842b69c3a0e.html +++ b/docs/html/dir_e7ce32aeeb928923d1462842b69c3a0e.html @@ -86,7 +86,7 @@ - + diff --git a/docs/html/dir_e7ce32aeeb928923d1462842b69c3a0e_dep.map b/docs/html/dir_e7ce32aeeb928923d1462842b69c3a0e_dep.map index 1a431f0..b279fd2 100644 --- a/docs/html/dir_e7ce32aeeb928923d1462842b69c3a0e_dep.map +++ b/docs/html/dir_e7ce32aeeb928923d1462842b69c3a0e_dep.map @@ -11,7 +11,7 @@ - + diff --git a/docs/html/dir_e7ce32aeeb928923d1462842b69c3a0e_dep.md5 b/docs/html/dir_e7ce32aeeb928923d1462842b69c3a0e_dep.md5 index a10dcc7..95af1cd 100644 --- a/docs/html/dir_e7ce32aeeb928923d1462842b69c3a0e_dep.md5 +++ b/docs/html/dir_e7ce32aeeb928923d1462842b69c3a0e_dep.md5 @@ -1 +1 @@ -e033ff0de9e55afbcbb71731b9a3cfd1 \ No newline at end of file +0516d110ed9403096e83dbef51c935ed \ No newline at end of file diff --git a/docs/html/dir_e7ce32aeeb928923d1462842b69c3a0e_dep.png b/docs/html/dir_e7ce32aeeb928923d1462842b69c3a0e_dep.png index 13fe55d..41771b5 100644 Binary files a/docs/html/dir_e7ce32aeeb928923d1462842b69c3a0e_dep.png and b/docs/html/dir_e7ce32aeeb928923d1462842b69c3a0e_dep.png differ diff --git a/docs/html/globals_defs.html b/docs/html/globals_defs.html index 40a7d09..dc9f000 100644 --- a/docs/html/globals_defs.html +++ b/docs/html/globals_defs.html @@ -267,6 +267,7 @@

- t -

  • timer2_mode0_1T_init : timer2_mode0.h
  • timer2_mode0_baudrate_to_ticks : timer2_to_ms.h
  • timer2_mode0_direct_reload : timer2_mode0.h
    • +
  • timer2_mode0_direct_start : timer2_mode0.h
  • timer2_mode0_disable_as_uart1_baud_rate : timer2_mode0.h
  • timer2_mode0_disable_P30_output : timer2_mode0.h
  • timer2_mode0_enable_as_uart1_baud_rate : timer2_mode0.h
    • diff --git a/docs/html/globals_t.html b/docs/html/globals_t.html index dfbe6f2..993df1e 100644 --- a/docs/html/globals_t.html +++ b/docs/html/globals_t.html @@ -119,6 +119,7 @@

    - t -

    • timer2_mode0_1T_init : timer2_mode0.h
    • timer2_mode0_baudrate_to_ticks : timer2_to_ms.h
    • timer2_mode0_direct_reload : timer2_mode0.h
      • +
    • timer2_mode0_direct_start : timer2_mode0.h
    • timer2_mode0_disable_as_uart1_baud_rate : timer2_mode0.h
    • timer2_mode0_disable_P30_output : timer2_mode0.h
    • timer2_mode0_enable_as_uart1_baud_rate : timer2_mode0.h
      • diff --git a/docs/html/group__timer2__mode0.html b/docs/html/group__timer2__mode0.html index e96c4f6..34a14b0 100644 --- a/docs/html/group__timer2__mode0.html +++ b/docs/html/group__timer2__mode0.html @@ -95,6 +95,9 @@ #define timer2_mode0_start(ticks)  Run timer2 mode0 with interrupt support. More...
        +#define timer2_mode0_direct_start(th0, tl0) + Run timer2 mode0 with direct set of TH0 and TL0 registers. More...
      +  #define timer2_mode0_stop()  Stop timer2 mode0. More...
        @@ -287,6 +290,51 @@

      +

      ◆ timer2_mode0_direct_start

      + +
      +
      + + + + + + + + + + + + + + + + + + +
      #define timer2_mode0_direct_start( th0,
       tl0 
      )
      +
      +Value:
      { \
      +
      timer2_mode0_direct_reload(th0, tl0); \
      +
      \
      +
      bit_set(AUXR, SBIT4); \
      +
      }
      +
      +

      Run timer2 mode0 with direct set of TH0 and TL0 registers.

      +

      Before run timer2_mode0_12T_init or timer2_mode0_1T_init should be called.

      +

      After run program flow not blocked and interrupt will raised when timer is overloaded. Interrupt handler void timer2ISR(void) __interrupt(12) should be defined in user code.

      +

      Timer rerun occurs after overloading and interuppt handler calling. Timer overloading occurs when [TH0, TL0] = 0xff + 1

      +
      Parameters
      + + + +
      th0uint8_t TH0 value
      tl0uint8_t TL0 value
      +
      +
      +
      diff --git a/docs/html/md_VERSION_HISTORY.html b/docs/html/md_VERSION_HISTORY.html index d2a10d4..c9a1c85 100644 --- a/docs/html/md_VERSION_HISTORY.html +++ b/docs/html/md_VERSION_HISTORY.html @@ -145,9 +145,9 @@
    • Fix examples/mode0/timer2 compilation
    • Fix timer0_mode2_reload - TH0 value should be set, now used TL0
    • Fix INT0 should be defined in timer0 modes
      • +
    • timerX_modeX_direct_{reload, start}(TxH, TxL) for direct set TLx, THx registers implemented

    Next releases todo

      -
    • TODO Implement timer_modeX_direct_*(TxH, TxL) for direct set TLx, THx registers
    • TODO Does not recompile examples every time. Compile only when it changed.
    • TODO Suppress compiler output for examples on non verbose build
    • TODO Implement counters
      • diff --git a/docs/html/search/all_f.js b/docs/html/search/all_f.js index 65633f8..8e7c4bd 100644 --- a/docs/html/search/all_f.js +++ b/docs/html/search/all_f.js @@ -71,22 +71,23 @@ var searchData= ['timer2_5fmode0_5f1t_5finit_68',['timer2_mode0_1T_init',['../group__timer2__mode0.html#gadf419f934a3f374993349e6a257ed29d',1,'timer2_mode0.h']]], ['timer2_5fmode0_5fbaudrate_5fto_5fticks_69',['timer2_mode0_baudrate_to_ticks',['../group__timer2__to__ms.html#gabf526ab4e81d771f1cc410df02be173f',1,'timer2_to_ms.h']]], ['timer2_5fmode0_5fdirect_5freload_70',['timer2_mode0_direct_reload',['../group__timer2__mode0.html#ga1b181803664f16990f382369c1900bd0',1,'timer2_mode0.h']]], - ['timer2_5fmode0_5fdisable_5fas_5fuart1_5fbaud_5frate_71',['timer2_mode0_disable_as_uart1_baud_rate',['../group__timer2__mode0.html#ga10e75bd31a51f9fc2441cd8c6d8511e5',1,'timer2_mode0.h']]], - ['timer2_5fmode0_5fdisable_5fp30_5foutput_72',['timer2_mode0_disable_P30_output',['../group__timer2__mode0.html#gae334c0d44bbb4efd6efa99f04085f675',1,'timer2_mode0.h']]], - ['timer2_5fmode0_5fenable_5fas_5fuart1_5fbaud_5frate_73',['timer2_mode0_enable_as_uart1_baud_rate',['../group__timer2__mode0.html#ga6ea381014809f87696b7d3ea146eff03',1,'timer2_mode0.h']]], - ['timer2_5fmode0_5fenable_5fp30_5foutput_74',['timer2_mode0_enable_P30_output',['../group__timer2__mode0.html#gafeeb051dec643d0a4464086d60a6f669',1,'timer2_mode0.h']]], - ['timer2_5fmode0_5freload_75',['timer2_mode0_reload',['../group__timer2__mode0.html#ga607a922d8faac666c2dcddd233e0bab1',1,'timer2_mode0.h']]], - ['timer2_5fmode0_5fstart_76',['timer2_mode0_start',['../group__timer2__mode0.html#ga4896ed979b875120c708dee3dc0db480',1,'timer2_mode0.h']]], - ['timer2_5fmode0_5fstop_77',['timer2_mode0_stop',['../group__timer2__mode0.html#ga86d1f3d5c229e55f341ed316b21e71ab',1,'timer2_mode0.h']]], - ['timer2_5fms_5fto_5fticks_5fusafe_78',['timer2_ms_to_ticks_usafe',['../group__timer2__to__ms.html#gad581d84ad9f122efe38ce90eb07653ab',1,'timer2_to_ms.h']]], - ['timer2_5fticks_5fto_5fms_5fusafe_79',['timer2_ticks_to_ms_usafe',['../group__timer2__to__ms.html#gae700d8698534d9f5c196d6525e27fb1e',1,'timer2_to_ms.h']]], - ['timer2_5fto_5fms_2eh_80',['timer2_to_ms.h',['../timer2__to__ms_8h.html',1,'']]], - ['timer2_5fuint16_5fticks_5fto_5ffreq100_81',['timer2_uint16_ticks_to_freq100',['../group__timer2__to__ms.html#gab91deb5b06b8decf78783fb7484bef3e',1,'timer2_to_ms.h']]], - ['timer_5fclock_5fdivider_5ft_82',['timer_clock_divider_t',['../group__timer__common.html#gaf044d39b4f1cbe40ca04353b2852a21d',1,'timer_structs.h']]], - ['timer_5fcommon_2eh_83',['timer_common.h',['../timer__common_8h.html',1,'']]], - ['timer_5ffrequency_5fto_5fticks_5funsafe_84',['timer_frequency_to_ticks_unsafe',['../group__timer__to__ms.html#ga36e1de1ec7beecd79fbc758e75f35a65',1,'timer_to_ms_common.h']]], - ['timer_5fms_5fto_5fticks_5fusafe_85',['timer_ms_to_ticks_usafe',['../group__timer__to__ms.html#ga57965a4fbee4f1ad9ca1ad75bf98fd38',1,'timer_to_ms_common.h']]], - ['timer_5fticks_5fto_5fms_5fusafe_86',['timer_ticks_to_ms_usafe',['../group__timer__to__ms.html#ga04bab4b7d5d973413e6933044bdd9865',1,'timer_to_ms_common.h']]], - ['timer_5fto_5fms_5fcommon_2eh_87',['timer_to_ms_common.h',['../timer__to__ms__common_8h.html',1,'']]], - ['timer_5fuint16_5fticks_5fto_5ffreq100_88',['timer_uint16_ticks_to_freq100',['../group__timer__to__ms.html#ga05eec17c45e48cc9ceb0c238cfbe5505',1,'timer_to_ms_common.h']]] + ['timer2_5fmode0_5fdirect_5fstart_71',['timer2_mode0_direct_start',['../group__timer2__mode0.html#gafacdcb23b05aa235b8bafaa3d2832a47',1,'timer2_mode0.h']]], + ['timer2_5fmode0_5fdisable_5fas_5fuart1_5fbaud_5frate_72',['timer2_mode0_disable_as_uart1_baud_rate',['../group__timer2__mode0.html#ga10e75bd31a51f9fc2441cd8c6d8511e5',1,'timer2_mode0.h']]], + ['timer2_5fmode0_5fdisable_5fp30_5foutput_73',['timer2_mode0_disable_P30_output',['../group__timer2__mode0.html#gae334c0d44bbb4efd6efa99f04085f675',1,'timer2_mode0.h']]], + ['timer2_5fmode0_5fenable_5fas_5fuart1_5fbaud_5frate_74',['timer2_mode0_enable_as_uart1_baud_rate',['../group__timer2__mode0.html#ga6ea381014809f87696b7d3ea146eff03',1,'timer2_mode0.h']]], + ['timer2_5fmode0_5fenable_5fp30_5foutput_75',['timer2_mode0_enable_P30_output',['../group__timer2__mode0.html#gafeeb051dec643d0a4464086d60a6f669',1,'timer2_mode0.h']]], + ['timer2_5fmode0_5freload_76',['timer2_mode0_reload',['../group__timer2__mode0.html#ga607a922d8faac666c2dcddd233e0bab1',1,'timer2_mode0.h']]], + ['timer2_5fmode0_5fstart_77',['timer2_mode0_start',['../group__timer2__mode0.html#ga4896ed979b875120c708dee3dc0db480',1,'timer2_mode0.h']]], + ['timer2_5fmode0_5fstop_78',['timer2_mode0_stop',['../group__timer2__mode0.html#ga86d1f3d5c229e55f341ed316b21e71ab',1,'timer2_mode0.h']]], + ['timer2_5fms_5fto_5fticks_5fusafe_79',['timer2_ms_to_ticks_usafe',['../group__timer2__to__ms.html#gad581d84ad9f122efe38ce90eb07653ab',1,'timer2_to_ms.h']]], + ['timer2_5fticks_5fto_5fms_5fusafe_80',['timer2_ticks_to_ms_usafe',['../group__timer2__to__ms.html#gae700d8698534d9f5c196d6525e27fb1e',1,'timer2_to_ms.h']]], + ['timer2_5fto_5fms_2eh_81',['timer2_to_ms.h',['../timer2__to__ms_8h.html',1,'']]], + ['timer2_5fuint16_5fticks_5fto_5ffreq100_82',['timer2_uint16_ticks_to_freq100',['../group__timer2__to__ms.html#gab91deb5b06b8decf78783fb7484bef3e',1,'timer2_to_ms.h']]], + ['timer_5fclock_5fdivider_5ft_83',['timer_clock_divider_t',['../group__timer__common.html#gaf044d39b4f1cbe40ca04353b2852a21d',1,'timer_structs.h']]], + ['timer_5fcommon_2eh_84',['timer_common.h',['../timer__common_8h.html',1,'']]], + ['timer_5ffrequency_5fto_5fticks_5funsafe_85',['timer_frequency_to_ticks_unsafe',['../group__timer__to__ms.html#ga36e1de1ec7beecd79fbc758e75f35a65',1,'timer_to_ms_common.h']]], + ['timer_5fms_5fto_5fticks_5fusafe_86',['timer_ms_to_ticks_usafe',['../group__timer__to__ms.html#ga57965a4fbee4f1ad9ca1ad75bf98fd38',1,'timer_to_ms_common.h']]], + ['timer_5fticks_5fto_5fms_5fusafe_87',['timer_ticks_to_ms_usafe',['../group__timer__to__ms.html#ga04bab4b7d5d973413e6933044bdd9865',1,'timer_to_ms_common.h']]], + ['timer_5fto_5fms_5fcommon_2eh_88',['timer_to_ms_common.h',['../timer__to__ms__common_8h.html',1,'']]], + ['timer_5fuint16_5fticks_5fto_5ffreq100_89',['timer_uint16_ticks_to_freq100',['../group__timer__to__ms.html#ga05eec17c45e48cc9ceb0c238cfbe5505',1,'timer_to_ms_common.h']]] ]; diff --git a/docs/html/timer2__mode0_8h.html b/docs/html/timer2__mode0_8h.html index 74792f9..ff0a996 100644 --- a/docs/html/timer2__mode0_8h.html +++ b/docs/html/timer2__mode0_8h.html @@ -133,6 +133,9 @@ #define timer2_mode0_start(ticks)  Run timer2 mode0 with interrupt support. More...
        +#define timer2_mode0_direct_start(th0, tl0) + Run timer2 mode0 with direct set of TH0 and TL0 registers. More...
      +  #define timer2_mode0_stop()  Stop timer2 mode0. More...
        diff --git a/docs/html/timer2__mode0_8h_source.html b/docs/html/timer2__mode0_8h_source.html index c5f61bf..01639c8 100644 --- a/docs/html/timer2__mode0_8h_source.html +++ b/docs/html/timer2__mode0_8h_source.html @@ -113,35 +113,42 @@
      128 bit_set(AUXR, SBIT4); \
      129}
      130
      -
      137#define timer2_mode0_stop() { \
      -
      138 bit_clr(AUXR, CBIT4); /* clear T2 run flag */ \
      -
      139}
      -
      140
      -
      148#define is_timer2_mode0_started() (test_if_bit_set(AUXR, SBIT4))
      -
      149
      -
      159#define timer2_mode0_reload(ticks) \
      -
      160{ \
      -
      161 uint16_t value = 0xffff - ticks; \
      -
      162 T2L = value & 0xff; \
      -
      163 T2H = (value >> 8) & 0xff; \
      -
      164}
      -
      165
      -
      175#define timer2_mode0_direct_reload(th2, tl2) \
      -
      176{ \
      -
      177 T2H = th2; \
      -
      178 T2L = tl2; \
      -
      179}
      -
      180
      -
      182
      -
      187
      -
      194#define timer2_mode0_enable_as_uart1_baud_rate() (bit_set(AUXR, SBIT0))
      -
      195
      -
      202#define timer2_mode0_disable_as_uart1_baud_rate() (bit_clr(AUXR, CBIT0))
      +
      147#define timer2_mode0_direct_start(th0, tl0) \
      +
      148{ \
      +
      149 timer2_mode0_direct_reload(th0, tl0); \
      +
      150 \
      +
      151 bit_set(AUXR, SBIT4); \
      +
      152}
      +
      153
      +
      160#define timer2_mode0_stop() { \
      +
      161 bit_clr(AUXR, CBIT4); /* clear T2 run flag */ \
      +
      162}
      +
      163
      +
      171#define is_timer2_mode0_started() (test_if_bit_set(AUXR, SBIT4))
      +
      172
      +
      182#define timer2_mode0_reload(ticks) \
      +
      183{ \
      +
      184 uint16_t value = 0xffff - ticks; \
      +
      185 T2L = value & 0xff; \
      +
      186 T2H = (value >> 8) & 0xff; \
      +
      187}
      +
      188
      +
      198#define timer2_mode0_direct_reload(th2, tl2) \
      +
      199{ \
      +
      200 T2H = th2; \
      +
      201 T2L = tl2; \
      +
      202}
      203
      -
      212#define is_timer2_mode0_as_uart1_baud_rate_enabled() (test_if_bit_set(AUXR, SBIT0))
      -
      213
      -
      215
      -
      216#endif
      +
      205
      +
      210
      +
      217#define timer2_mode0_enable_as_uart1_baud_rate() (bit_set(AUXR, SBIT0))
      +
      218
      +
      225#define timer2_mode0_disable_as_uart1_baud_rate() (bit_clr(AUXR, CBIT0))
      +
      226
      +
      235#define is_timer2_mode0_as_uart1_baud_rate_enabled() (test_if_bit_set(AUXR, SBIT0))
      +
      236
      +
      238
      +
      239#endif
      diff --git a/examples/.sconsign.dblite b/examples/.sconsign.dblite index e0c56b9..38e752f 100644 Binary files a/examples/.sconsign.dblite and b/examples/.sconsign.dblite differ diff --git a/examples/timer/mode3/async/SConscript b/examples/timer/mode3/async/SConscript index fc591b8..f126a87 100644 --- a/examples/timer/mode3/async/SConscript +++ b/examples/timer/mode3/async/SConscript @@ -26,4 +26,8 @@ env.Default( target = 'timer0_mode3_direct_start_example.rel' ), + env.Object( + source = 'timer2_mode0_direct_start_example.c', + target = 'timer2_mode3_direct_start_example.rel' + ), ) \ No newline at end of file diff --git a/examples/timer/mode3/async/timer2_mode0_direct_start_example.c b/examples/timer/mode3/async/timer2_mode0_direct_start_example.c new file mode 100644 index 0000000..0a86177 --- /dev/null +++ b/examples/timer/mode3/async/timer2_mode0_direct_start_example.c @@ -0,0 +1,26 @@ +/** + * How to start timer2 in mode0 with direct set of TH0 and TL0 + */ + +#include +#include + +#define LED P10 + + +void timerISR() __interrupt(12) +{ + LED = !LED; +} + +void main() +{ + set_frequency_divider_scale(2); + + timer2_mode0_12T_init(); + timer2_mode0_direct_start(0x00, 0x00); + + while (1) + { + } +} \ No newline at end of file diff --git a/include/timer2_mode0.h b/include/timer2_mode0.h index 7e84876..b55e2a1 100644 --- a/include/timer2_mode0.h +++ b/include/timer2_mode0.h @@ -128,6 +128,29 @@ bit_set(AUXR, SBIT4); \ } +/** + * @brief Run timer2 mode0 with direct set of TH0 and TL0 registers. + * @details + * Before run timer2_mode0_12T_init or timer2_mode0_1T_init should be called. + * + * After run program flow not blocked and interrupt will raised when timer is overloaded. + * Interrupt handler void timer2ISR(void) __interrupt(12) should be defined in user code. + * + * Timer rerun occurs after overloading and interuppt handler calling. + * Timer overloading occurs when [TH0, TL0] = 0xff + 1 + * + * @param th0 uint8_t TH0 value + * @param tl0 uint8_t TL0 value + * + * @ingroup timer2_mode0 + */ +#define timer2_mode0_direct_start(th0, tl0) \ +{ \ + timer2_mode0_direct_reload(th0, tl0); \ + \ + bit_set(AUXR, SBIT4); \ +} + /** * @brief Stop timer2 mode0. * @details Before stop timer2_mode0_start should be called.