README.md

VHDL 8bit Signed Subtractor

This assignment is from the course "Specification and Simulation of Digital Systems" in Politecnico di Torino. In particular, it's a behavioural description of an 8bit subtractor implemented using XILINX IPcore library.