{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"rocket-chip","owner":"libresilicon","isFork":true,"description":"Rocket Chip Generator","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1118,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-22T01:08:47.082Z"}},{"type":"Public","name":"pythondata-cpu-rocket","owner":"libresilicon","isFork":true,"description":"Python module containing verilog files for rocket cpu (for use with LiteX).","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":8,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T20:13:59.032Z"}},{"type":"Public","name":"magic-8.2","owner":"libresilicon","isFork":false,"description":"Magic VLSI Layout Tool","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":19,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-10-10T16:43:51.905Z"}},{"type":"Public","name":"qtflow","owner":"libresilicon","isFork":false,"description":"Free open source EDA tools","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":2,"issueCount":1,"starsCount":64,"forksCount":19,"license":"GNU Lesser General Public License v3.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-10-01T05:07:42.148Z"}},{"type":"Public","name":"process","owner":"libresilicon","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":2,"issueCount":0,"starsCount":87,"forksCount":12,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-08-17T04:47:31.144Z"}},{"type":"Public","name":"PearlRiver","owner":"libresilicon","isFork":true,"description":"1st Testwafer for LibreSilicon","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":28,"forksCount":8,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-08-02T03:38:24.270Z"}},{"type":"Public","name":"lsc","owner":"libresilicon","isFork":true,"description":"Libre Silicon Compiler","allTopics":[],"primaryLanguage":{"name":"Haskell","color":"#5e5086"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":4,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-06-12T20:40:54.263Z"}},{"type":"Public","name":"libresilicon.github.io","owner":"libresilicon","isFork":false,"description":"The project page for #LibreSilicon","allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-06-02T12:03:32.277Z"}},{"type":"Public","name":"Keysight","owner":"libresilicon","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-05-31T13:06:40.595Z"}},{"type":"Public","name":"CMOS-555","owner":"libresilicon","isFork":false,"description":"LibreSilicon 1 um Technology clone of the well-known CMOS \"triple-5\"","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":1,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-05-28T09:25:59.606Z"}},{"type":"Public","name":"libresilicontalk","owner":"libresilicon","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-12-27T11:00:16.300Z"}},{"type":"Public","name":"QtProcessPlanner","owner":"libresilicon","isFork":false,"description":"The QtProcessPlanner suppsed to be used on tablets in clean rooms","allTopics":["android","tablet","cleanroom"],"primaryLanguage":{"name":"QML","color":"#44a51c"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-12-06T14:18:23.313Z"}},{"type":"Public","name":"SauMauPing1","owner":"libresilicon","isFork":true,"description":"SauMauPing SoC rev.1","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-07-18T10:13:00.671Z"}},{"type":"Public","name":"firviewer","owner":"libresilicon","isFork":false,"description":"A viewer for the FIR format for showing what Chisel spits out","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-07-18T10:12:02.370Z"}},{"type":"Public","name":"fir2dot","owner":"libresilicon","isFork":true,"description":"A quick and dirty block diagram generator for FIRRTL","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-07-13T16:38:35.793Z"}},{"type":"Public","name":"fpga-shells","owner":"libresilicon","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":64,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-06-27T21:27:35.557Z"}},{"type":"Public","name":"lefdef_parser","owner":"libresilicon","isFork":false,"description":"lefdef parser implementation","allTopics":[],"primaryLanguage":{"name":"ANTLR","color":"#9DC3FF"},"pullRequestCount":0,"issueCount":1,"starsCount":2,"forksCount":1,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-06-23T02:50:29.711Z"}},{"type":"Public","name":"riscv-boom","owner":"libresilicon","isFork":true,"description":"Berkeley Out-of-Order Machine","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":418,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-06-20T19:00:11.187Z"}},{"type":"Public","name":"sifive-blocks","owner":"libresilicon","isFork":true,"description":"Common RTL blocks used in SiFive's projects","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":81,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-06-13T22:29:58.940Z"}},{"type":"Public","name":"ansible-coriolis","owner":"libresilicon","isFork":false,"description":"ansible script installing coriolis with all dependencies","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-05-21T17:39:08.747Z"}},{"type":"Public","name":"ansible-qtflow","owner":"libresilicon","isFork":false,"description":"sets up qtflow in a vm","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-05-21T13:30:27.663Z"}},{"type":"Public","name":"alf_parser","owner":"libresilicon","isFork":false,"description":"ALF parser implementation","allTopics":[],"primaryLanguage":{"name":"ANTLR","color":"#9DC3FF"},"pullRequestCount":0,"issueCount":3,"starsCount":7,"forksCount":4,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-05-21T01:35:40.588Z"}},{"type":"Public","name":"coriolis","owner":"libresilicon","isFork":false,"description":"autorouter forked from https://www-soc.lip6.fr/git/coriolis.git","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":14,"forksCount":4,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-05-21T00:23:00.008Z"}},{"type":"Public","name":"hyperram","owner":"libresilicon","isFork":true,"description":"Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":18,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-05-16T17:11:59.042Z"}},{"type":"Public","name":"chisel-wishbone","owner":"libresilicon","isFork":true,"description":"WIP (not ready for use)","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2016-12-01T20:20:25.977Z"}}],"repositoryCount":25,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"libresilicon repositories"}