We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 0fbeb43 commit d5bd890Copy full SHA for d5bd890
.github/workflows/main.yml
@@ -181,7 +181,7 @@ jobs:
181
echo "2nd compilation" && rm -rvf build/FOEDAG_rs
182
make install MONACO_EDITOR=1 CPU_CORES=2 $run_test PRODUCTION_BUILD=1 PREFIX=/opt/instl_dir PRODUCTION_DEVICES=$p_device STICK_RELEASE_VERSION=$r_d
183
[ $? != 0 ] && exit 1
184
- tar -czf build.tar.gz projects \
+ tar -czf build.tar.gz projects build/Backend/OpenFPGA/vtr-verilog-to-routing/libs/libencrypt/encrypt \
185
./build/OPENLM_DIR/licensecc/extern/license-generator/src/license_generator/lccgen \
186
Raptor_Tools/Create_Raptor_Artifact Raptor_Tools/Install_Raptor_Artifact /opt/instl_dir
187
0 commit comments