-
Notifications
You must be signed in to change notification settings - Fork 1
/
testbench_sample.v
183 lines (144 loc) · 5.49 KB
/
testbench_sample.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
/*
* These source files contain a hardware description of a network
* automatically generated by CONNECT (CONfigurable NEtwork Creation Tool).
*
* This product includes a hardware design developed by Carnegie Mellon
* University.
*
* Copyright (c) 2012 by Michael K. Papamichael, Carnegie Mellon University
*
* For more information, see the CONNECT project website at:
* http://www.ece.cmu.edu/~mpapamic/connect
*
* This design is provided for internal, non-commercial research use only,
* cannot be used for, or in support of, goods or services, and is not for
* redistribution, with or without modifications.
*
* You may not use the name "Carnegie Mellon University" or derivations
* thereof to endorse or promote products derived from this software.
*
* THE SOFTWARE IS PROVIDED "AS-IS" WITHOUT ANY WARRANTY OF ANY KIND, EITHER
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO ANY WARRANTY
* THAT THE SOFTWARE WILL CONFORM TO SPECIFICATIONS OR BE ERROR-FREE AND ANY
* IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE,
* TITLE, OR NON-INFRINGEMENT. IN NO EVENT SHALL CARNEGIE MELLON UNIVERSITY
* BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO DIRECT, INDIRECT,
* SPECIAL OR CONSEQUENTIAL DAMAGES, ARISING OUT OF, RESULTING FROM, OR IN
* ANY WAY CONNECTED WITH THIS SOFTWARE (WHETHER OR NOT BASED UPON WARRANTY,
* CONTRACT, TORT OR OTHERWISE).
*
*/
/* =========================================================================
*
* Filename: testbench_sample.v
* Date created: 05-28-2012
* Last modified: 06-09-2012
* Authors: Michael Papamichael <papamixATcs.cmu.edu>
*
* Description:
* Minimal testbench sample for CONNECT networks
*
* =========================================================================
*/
`ifndef XST_SYNTH
`timescale 1ns / 1ps
`include "connect_parameters.v"
module CONNECT_testbench_sample();
parameter HalfClkPeriod = 5;
localparam ClkPeriod = 2*HalfClkPeriod;
// non-VC routers still reeserve 1 dummy bit for VC.
localparam vc_bits = (`NUM_VCS > 1) ? $clog2(`NUM_VCS) : 1;
localparam dest_bits = $clog2(`NUM_USER_RECV_PORTS);
localparam flit_port_width = 2 /*valid and tail bits*/+ `FLIT_DATA_WIDTH + dest_bits + vc_bits;
localparam credit_port_width = 1 + vc_bits; // 1 valid bit
localparam test_cycles = 20;
reg Clk;
reg Rst_n;
// input regs
reg send_flit [0:`NUM_USER_SEND_PORTS-1]; // enable sending flits
reg [flit_port_width-1:0] flit_in [0:`NUM_USER_SEND_PORTS-1]; // send port inputs
reg send_credit [0:`NUM_USER_RECV_PORTS-1]; // enable sending credits
reg [credit_port_width-1:0] credit_in [0:`NUM_USER_RECV_PORTS-1]; //recv port credits
// output wires
wire [credit_port_width-1:0] credit_out [0:`NUM_USER_SEND_PORTS-1];
wire [flit_port_width-1:0] flit_out [0:`NUM_USER_RECV_PORTS-1];
reg [31:0] cycle;
integer i;
// packet fields
reg is_valid;
reg is_tail;
reg [dest_bits-1:0] dest;
reg [vc_bits-1:0] vc;
reg [`FLIT_DATA_WIDTH-1:0] data;
// Generate Clock
initial Clk = 0;
always #(HalfClkPeriod) Clk = ~Clk;
// Run simulation
initial begin
cycle = 0;
for(i = 0; i < `NUM_USER_SEND_PORTS; i = i + 1) begin flit_in[i] = 0; send_flit[i] = 0; end
for(i = 0; i < `NUM_USER_RECV_PORTS; i = i + 1) begin credit_in[i] = 0; send_credit[i] = 0; end
$display("---- Performing Reset ----");
Rst_n = 0; // perform reset (active low)
#(5*ClkPeriod+HalfClkPeriod);
Rst_n = 1;
#(HalfClkPeriod);
// send a 2-flit packet from send port 0 to receive port 1
send_flit[0] = 1'b1;
dest = 1;
vc = 0;
data = 'ha;
flit_in[0] = {1'b1 /*valid*/, 1'b0 /*tail*/, dest, vc, data};
$display("@%3d: Injecting flit %x into send port %0d", cycle, flit_in[0], 0);
#(ClkPeriod);
// send 2nd flit of packet
send_flit[0] = 1'b1;
data = 'hb;
flit_in[0] = {1'b1 /*valid*/, 1'b1 /*tail*/, dest, vc, data};
$display("@%3d: Injecting flit %x into send port %0d", cycle, flit_in[0], 0);
#(ClkPeriod);
// stop sending flits
send_flit[0] = 1'b0;
flit_in[0] = 'b0; // valid bit
end
// Monitor arriving flits
always @ (posedge Clk) begin
cycle <= cycle + 1;
for(i = 0; i < `NUM_USER_RECV_PORTS; i = i + 1) begin
if(flit_out[i][flit_port_width-1]) begin // valid flit
$display("@%3d: Ejecting flit %x at receive port %0d", cycle, flit_out[i], i);
end
end
// terminate simulation
if (cycle > test_cycles) begin
$finish();
end
end
// Add your code to handle flow control here (sending receiving credits)
// Instantiate CONNECT network
mkNetwork dut
(.CLK(Clk)
,.RST_N(Rst_n)
,.send_ports_0_putFlit_flit_in(flit_in[0])
,.EN_send_ports_0_putFlit(send_flit[0])
,.EN_send_ports_0_getCredits(1'b1) // drain credits
,.send_ports_0_getCredits(credit_out[0])
,.send_ports_1_putFlit_flit_in(flit_in[1])
,.EN_send_ports_1_putFlit(send_flit[1])
,.EN_send_ports_1_getCredits(1'b1) // drain credits
,.send_ports_1_getCredits(credit_out[1])
// add rest of send ports here
//
,.EN_recv_ports_0_getFlit(1'b1) // drain flits
,.recv_ports_0_getFlit(flit_out[0])
,.recv_ports_0_putCredits_cr_in(credit_in[0])
,.EN_recv_ports_0_putCredits(send_credit[0])
,.EN_recv_ports_1_getFlit(1'b1) // drain flits
,.recv_ports_1_getFlit(flit_out[1])
,.recv_ports_1_putCredits_cr_in(credit_in[1])
,.EN_recv_ports_1_putCredits(send_credit[1])
// add rest of receive ports here
//
);
endmodule
`endif