-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathVGA (2).vhd
332 lines (165 loc) · 5.39 KB
/
VGA (2).vhd
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
---------------------------------------------------------
-- VGA --
-- engineer: Sajad Hamzenejadi --
-- email: sajadhamzenejadi76@gmail.com --
-- 2019, iran --
---------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity VGA is
port(clk50_in : in std_logic; -----system clock i/p
red : out std_logic; -----primrary colour output
green : out std_logic;
blue : out std_logic;
hs_out : out std_logic; ------horizontal control signal
vs_out : out std_logic); ------vertical control signal
end VGA;
architecture Behavioral of VGA is
signal clk25 : std_logic;
signal hs : std_logic_vector (9 downto 0);
signal vs : std_logic_vector (9 downto 0);
begin
-- generate a 25Mhz clock
process (clk50_in)
begin
if clk50_in'event and clk50_in='1' then
if (clk25 = '0') then
clk25 <= '1';
else
clk25 <= '0';
end if;
end if;
end process;
------display logic for message "PANTECH SOLUTIONS"
process (clk25)
begin
if clk25'event and clk25 = '1' then
if hs = "0011001000" and vs >= "0011001000" and vs <= "0011111010" then ---horizantal and vertical line display constraint
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "0011001000" and vs >= "0100101100" and vs <= "0101000101" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "0011111010" and vs >= "0011001000" and vs <= "0011100001" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "0011111010" and vs >= "0101000101" and vs <= "0101011110" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "0100000100" and vs >= "0011001000" and vs <= "0011111010" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "0100000100" and vs >= "0100101100" and vs <= "0101011110" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "0100110110" and vs >= "0011001000" and vs <= "0011111010" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "0100110110" and vs >= "0100101100" and vs <= "0101011110" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "0101000000" and vs >= "0011001000" and vs <= "0011111010" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "0101000000" and vs >= "0100101100" and vs <= "0101011110" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "0101110010" and vs >= "0011001000" and vs <= "0011111010" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "0101111110" and vs >= "0100101100" and vs <= "0101011110" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "0110101110" and vs >= "0100101100" and vs <= "0101011110" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "0110010101" and vs >= "0011001000" and vs <= "0011111010" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "0110111000" and vs >= "0011001000" and vs <= "0011111010" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "0111010001" and vs >= "0100101100" and vs <= "0101011110" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "0111110100" and vs >= "0011001000" and vs <= "0011111010" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "1000001101" and vs >= "0100101100" and vs <= "0101011110" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "1000110000" and vs >= "0011001000" and vs <= "0011111010" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "1001100010" and vs >= "0011001000" and vs <= "0011111010" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "1000110000" and vs >= "0100101100" and vs <= "0101011110" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "1001100010" and vs >= "0100101100" and vs <= "0101011110" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "1001101100" and vs >= "0100101100" and vs <= "0101011110" then
red <= '1' ;
blue <= '0';
green <= '0' ;
elsif hs = "1010011110" and vs >= "0100101100" and vs <= "0101011110" then
red <= '1' ;
blue <= '0';
green <= '0' ;
--------------------------------------------------------------------------------
else ----------blank signal display
red <= '0' ;
blue <= '0';
green <= '0' ;
end if;
if (hs > "0000000000" )
and (hs < "0001100001" ) -- 96+1 -----horizontal tracing
then
hs_out <= '0';
else
hs_out <= '1';
end if;
if (vs > "0000000000" )
and (vs < "0000000011" ) -- 2+1 ------vertical tracing
then
vs_out <= '0';
else
vs_out <= '1';
end if;
hs <= hs + "0000000001" ;
if (hs= "1100100000") then ----incremental of horizontal line
vs <= vs + "0000000001"; ----incremental of vertical line
hs <= "0000000000";
end if;
if (vs= "1000001001") then
vs <= "0000000000";
end if;
end if;
end process;
end Behavioral;