Skip to content

Latest commit

 

History

History
1 lines (1 loc) · 192 Bytes

README.mkd

File metadata and controls

1 lines (1 loc) · 192 Bytes

This repository will contain example circuits described in Verilog with some description of how they work and basic testbenches. The aim is to help those who are trying to learn the language.