Skip to content

Latest commit

 

History

History
10 lines (6 loc) · 312 Bytes

README.md

File metadata and controls

10 lines (6 loc) · 312 Bytes

Kasli-SOC

Xilinx ZynQ(R) version of Kasli FPGA controller.

Design Files

Design files (schematics, PCB layouts, BOMs) can be found at Kasli-SOC/Releases.

Wiki

More information can be found on the wiki.