forked from uec-hanken/tee-hardware
-
Notifications
You must be signed in to change notification settings - Fork 0
/
build.sbt
233 lines (193 loc) · 9.27 KB
/
build.sbt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
import Tests._
// This gives us a nicer handle to the root project instead of using the
// implicit one
lazy val teeHardwareRoot = RootProject(file("."))
lazy val commonSettings = Seq(
organization := "vlsilab.ee.uec.ac",
version := "0.1",
scalaVersion := "2.12.10",
traceLevel := 15,
test in assembly := {},
assemblyMergeStrategy in assembly := { _ match {
case PathList("META-INF", "MANIFEST.MF") => MergeStrategy.discard
case _ => MergeStrategy.first}},
scalacOptions ++= Seq("-deprecation","-unchecked","-Xsource:2.11"),
libraryDependencies += "org.scalatest" %% "scalatest" % "3.0.8" % "test",
libraryDependencies += "org.json4s" %% "json4s-jackson" % "3.6.1",
libraryDependencies += "org.scala-lang" % "scala-reflect" % scalaVersion.value,
libraryDependencies += "com.github.scopt" %% "scopt" % "3.7.0",
libraryDependencies += "org.scala-lang.modules" % "scala-jline" % "2.12.1",
libraryDependencies += "com.typesafe.play" %% "play-json" % "2.6.10",
libraryDependencies += "org.typelevel" %% "spire" % "0.16.2",
libraryDependencies += "org.scalanlp" %% "breeze" % "1.0",
addCompilerPlugin("org.scalamacros" % "paradise" % "2.1.0" cross CrossVersion.full),
unmanagedBase := (teeHardwareRoot / unmanagedBase).value,
allDependencies := allDependencies.value.filterNot{ case w =>
w.organization == "vlsilab.ee.uec.ac" || w.organization == "edu.berkeley.cs"
},
exportJars := true,
resolvers ++= Seq(
Resolver.sonatypeRepo("snapshots"),
Resolver.sonatypeRepo("releases"),
Resolver.mavenLocal))
val rocketChipDir = file("hardware/chipyard/generators/rocket-chip")
lazy val firesimAsLibrary = sys.env.get("FIRESIM_STANDALONE") == None
lazy val firesimDir =
file("hardware/chipyard/sims/firesim/sim/")
// Checks for -DROCKET_USE_MAVEN.
// If it's there, use a maven dependency.
// Else, depend on subprojects in git submodules.
def conditionalDependsOn(prj: Project): Project = {
prj.dependsOn(testchipip)
}
/**
* It has been a struggle for us to override settings in subprojects.
* An example would be adding a dependency to rocketchip on midas's targetutils library,
* or replacing dsptools's maven dependency on chisel with the local chisel project.
*
* This function works around this by specifying the project's root at src/ and overriding
* scalaSource and resourceDirectory.
*/
def freshProject(name: String, dir: File): Project = {
Project(id = name, base = dir / "src")
.settings(
scalaSource in Compile := baseDirectory.value / "main" / "scala",
resourceDirectory in Compile := baseDirectory.value / "main" / "resources"
)
}
// Fork each scala test for now, to work around persistent mutable state
// in Rocket-Chip based generators
def isolateAllTests(tests: Seq[TestDefinition]) = tests map { test =>
val options = ForkOptions()
new Group(test.name, Seq(test), SubProcess(options))
} toSeq
// Subproject definitions begin
//
// FIRRTL is handled as an unmanaged dependency. Make will build the firrtl jar
// before launching sbt if any of the firrtl source files has been updated
// The jar is dropped in chipyard's lib/ directory, which is used as the unmanagedBase
// for all subprojects
lazy val chisel = (project in file("hardware/chipyard/tools/chisel3"))
lazy val firrtl_interpreter = (project in file("hardware/chipyard/tools/firrtl-interpreter"))
.settings(commonSettings)
lazy val treadle = (project in file("hardware/chipyard/tools/treadle"))
.settings(commonSettings)
lazy val chisel_testers = (project in file("hardware/chipyard/tools/chisel-testers"))
.dependsOn(chisel, firrtl_interpreter, treadle)
.settings(
commonSettings,
libraryDependencies ++= Seq(
"junit" % "junit" % "4.12",
"org.scalatest" %% "scalatest" % "3.0.5",
"org.scalacheck" %% "scalacheck" % "1.14.0",
"com.github.scopt" %% "scopt" % "3.7.0"
)
)
// Contains annotations & firrtl passes you may wish to use in rocket-chip without
// introducing a circular dependency between RC and MIDAS
//lazy val midasTargetUtils = ProjectRef(firesimDir, "targetutils")
lazy val midasTargetUtils = (project in file("hardware/chipyard/sims/firesim/sim/midas/targetutils"))
.dependsOn(chisel)
.settings(commonSettings)
// Rocket-chip dependencies (subsumes making RC a RootProject)
lazy val hardfloat = (project in rocketChipDir / "hardfloat")
.dependsOn(chisel)
.settings(commonSettings).dependsOn(midasTargetUtils)
lazy val rocketMacros = (project in rocketChipDir / "macros")
.settings(commonSettings)
lazy val rocketConfig = (project in rocketChipDir / "api-config-chipsalliance/build-rules/sbt")
.settings(commonSettings)
lazy val rocketchip = freshProject("rocketchip", rocketChipDir)
.settings(commonSettings)
.dependsOn(chisel, hardfloat, rocketMacros, rocketConfig)
lazy val testchipip = (project in file("hardware/chipyard/generators/testchipip"))
.dependsOn(rocketchip, sifive_blocks)
.settings(commonSettings)
lazy val iocell = (project in file("./hardware/chipyard/tools/barstools/iocell/"))
.dependsOn(chisel)
.settings(commonSettings)
lazy val chipyard = conditionalDependsOn(project in file("hardware/chipyard/generators/chipyard"))
.dependsOn(boom, hwacha, sifive_blocks, sifive_cache, utilities, iocell,
sha3, // On separate line to allow for cleaner tutorial-setup patches
dsptools, `rocket-dsptools`,
gemmini, icenet, tracegen, ariane, nvdla)
.settings(commonSettings)
lazy val tracegen = conditionalDependsOn(project in file("hardware/chipyard/generators/tracegen"))
.dependsOn(rocketchip, sifive_cache, boom, utilities)
.settings(commonSettings)
lazy val utilities = conditionalDependsOn(project in file("hardware/chipyard/generators/utilities"))
.settings(commonSettings)
lazy val icenet = (project in file("hardware/chipyard/generators/icenet"))
.dependsOn(rocketchip, testchipip)
.settings(commonSettings)
lazy val hwacha = (project in file("hardware/chipyard/generators/hwacha"))
.dependsOn(rocketchip)
.settings(commonSettings)
lazy val boom = conditionalDependsOn(project in file("hardware/chipyard/generators/boom"))
.dependsOn(rocketchip)
.settings(commonSettings)
lazy val ariane = (project in file("hardware/chipyard/generators/ariane"))
.dependsOn(rocketchip)
.settings(commonSettings)
lazy val sha3 = (project in file("hardware/chipyard/generators/sha3"))
.dependsOn(rocketchip, chisel_testers, midasTargetUtils, midas)
.settings(commonSettings)
lazy val gemmini = (project in file("hardware/chipyard/generators/gemmini"))
.dependsOn(rocketchip, chisel_testers, testchipip)
.settings(commonSettings)
lazy val nvdla = (project in file("hardware/chipyard/generators/nvdla"))
.dependsOn(rocketchip)
.settings(commonSettings)
lazy val tapeout = conditionalDependsOn(project in file("./hardware/chipyard/tools/barstools/tapeout/"))
.dependsOn(chisel_testers, testchipip)
.settings(
commonSettings,
Compile / unmanagedResourceDirectories += file("./hardware/teehw/src/main/resources/"), // For adding the teehw IP
)
.settings(libraryDependencies ++= Seq("io.github.daviddenton" %% "handlebars-scala-fork" % "2.3.0"))
lazy val mdf = (project in file("./hardware/chipyard/tools/barstools/mdf/scalalib/"))
.settings(commonSettings)
lazy val barstoolsMacros = (project in file("./hardware/chipyard/tools/barstools/macros/"))
.dependsOn(firrtl_interpreter, mdf, rocketchip)
.enablePlugins(sbtassembly.AssemblyPlugin)
.settings(commonSettings)
lazy val dsptools = freshProject("dsptools", file("./hardware/chipyard/tools/dsptools"))
.dependsOn(chisel, chisel_testers)
.settings(
commonSettings,
libraryDependencies ++= Seq(
"junit" % "junit" % "4.13" % "test",
"org.scalatest" %% "scalatest" % "3.0.8",
"org.scalacheck" %% "scalacheck" % "1.14.3" % "test"
))
lazy val `rocket-dsptools` = freshProject("rocket-dsptools", file("./hardware/chipyard/tools/dsptools/rocket"))
.dependsOn(rocketchip, dsptools)
.settings(commonSettings)
lazy val sifive_blocks = (project in file("hardware/chipyard/generators/sifive-blocks"))
.dependsOn(rocketchip)
.settings(commonSettings)
lazy val sifive_cache = (project in file("hardware/chipyard/generators/sifive-cache")).settings(
commonSettings,
scalaSource in Compile := baseDirectory.value / "design/craft"
).dependsOn(rocketchip)
lazy val fpga_shells = (project in file("hardware/fpga-shells")).
dependsOn(rocketchip, sifive_blocks, utilities).
settings(
commonSettings,
unmanagedSources / excludeFilter := HiddenFileFilter || "*microsemi*" // Avoid microsemi, because does not compile
)
// Our tee-hardware project
lazy val teehardware = (project in file("hardware/teehw")).
dependsOn(utilities, rocketchip, sifive_blocks, fpga_shells, tapeout, chipyard).
settings(commonSettings)
// Library components of FireSim
lazy val midas = (project in file("hardware/chipyard/sims/firesim/sim/midas")).
dependsOn(rocketchip, chisel, midasTargetUtils, mdf, barstoolsMacros).
settings(commonSettings)
//lazy val firesimLib = ProjectRef(firesimDir, "firesimLib")
/*lazy val firechip = (project in file("hardware/chipyard/generators/firechip"))
.dependsOn(chipyard, midasTargetUtils, midas, firesimLib % "test->test;compile->compile")
.settings(
commonSettings,
testGrouping in Test := isolateAllTests( (definedTests in Test).value )
)*/