Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment (ICLR'25) Coming Soon!