Skip to content

Commit

Permalink
gige_top.v: Minor clean-up
Browse files Browse the repository at this point in the history
  • Loading branch information
sdmurthy committed Dec 10, 2024
1 parent 93093b0 commit a667fe7
Show file tree
Hide file tree
Showing 2 changed files with 2 additions and 1 deletion.
2 changes: 1 addition & 1 deletion projects/comms_top/gige_eth/Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -17,7 +17,7 @@ VERILOG_DEFINE_FLAGS =
include $(COMMS_TOP_DIR)/rules.mk
include $(BUILD_DIR)/top_rules.mk

all: gen $(APP_NAME).bit
all: $(APP_NAME).bit

$(APP_NAME).bit: $(IP_TCL)

Expand Down
1 change: 1 addition & 0 deletions projects/comms_top/gige_eth/gige_top.v
Original file line number Diff line number Diff line change
Expand Up @@ -59,6 +59,7 @@ module gige_top (
gtp_sys_clk_mmcm i_gtp_sys_clk_mmcm (
.clk_in (sys_clk_fast),
.sys_clk (sys_clk), // Buffered 50 MHz
.reset (1'b0),
.locked ()
);
`else
Expand Down

0 comments on commit a667fe7

Please sign in to comment.