Popular repositories Loading

1. ResNet20-with-LSQ-quantization ResNet20-with-LSQ-quantization Public

   A ResNet20 with LSQ quantization for in-memory computing based on RRAM

   Python 9

2. RiscV_CPU_with_Accelerator RiscV_CPU_with_Accelerator Public

   A RiscV CPU with an accelerator for accelerating neural networks attached to it

   Verilog 5 2

3. Single-Cycle-RISC-V-CPU Single-Cycle-RISC-V-CPU Public

   A single cycle RISC-V CPU based on RV32I Instruction Set

   Verilog 1

4. Five_Stage_Pipelined_RISCV_CPU Five_Stage_Pipelined_RISCV_CPU Public

   A CPU with 5-stage Pipeline feature based on RISC-V RV32I ISA

   Verilog

5. FPGA_constraint_generator FPGA_constraint_generator Public

   Automatically generate FPGA pin constraint (.xdc) from excel or .csv file

   Python

6. higgsbose.github.io higgsbose.github.io Public

   Forked from YuqiL1/yuqil1.github.io

   AcadHomepage: A Modern and Responsive Academic Personal Homepage

   SCSS