Skip to content
View Huihaojia's full-sized avatar
  • Tsinghua Univ
  • Beijing
  • 05:21 (UTC -12:00)

Block or report Huihaojia

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. mit_6.175 mit_6.175 Public

    Codes and notes on Labs of mit 6.175

    C 5

  2. mit_6.375 mit_6.375 Public

    Codes and notes on Labs of mit 6.375

    C++ 2

  3. CgraDemo CgraDemo Public

    This is a Coarse-Grained Reconfigurable Architecture (CGRA) demo, demonstrating its powerful parameterized and pluggable capability.

    Verilog 1

  4. Useful_Modules Useful_Modules Public

    This repo collects several implementation of comman and useful hardware modules.

    Bluespec 1

  5. SaxonSoc SaxonSoc Public

    Forked from SpinalHDL/SaxonSoc

    SoC based on VexRiscv and ICE40 UP5K

    Scala

  6. NaxRiscv NaxRiscv Public

    Forked from SpinalHDL/NaxRiscv

    Scala