Skip to content

Invimann/V-Sim

 
 

Repository files navigation

V-Sim
License: GPL v3 Codacy Badge Join the chat at https://gitter.im/RISC-V-Sim/community Travis CI Version

V-Sim is a simple assembler and runtime simulator inspired by SPIM for programming in RISC-V assembly language and intended for educational purposes. One of the main goals was to make it functional and easy to use. Almost all the 32-bit base integer instruction set (RV32I) can be simulated, as well as the M and F extensions plus all the their respective pseudo-instructions. For the installation guide and a complete list of supported instructions, please visit the docs page.

Contributing

Pull requests and stars are always welcome. For bugs and feature requests, please create an issue.

Acknowledgments

A big thank you to all the people working on the RISC-V project.

About

RISC-V Assembler and Runtime Simulator

Resources

License

Stars

Watchers

Forks

Packages

No packages published

Languages

  • Java 81.0%
  • Assembly 14.6%
  • Lex 2.5%
  • CSS 1.2%
  • Other 0.7%