Skip to content
View Ismailo667's full-sized avatar

Block or report Ismailo667

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ecg-oled-matrix-design ecg-oled-matrix-design Public

    Portable ECG system using flexible electrodes and an OLED matrix display. Includes microfabrication (photolithography, PEDOT:PSS), OLED characterization (J–V–L), and embedded signal processing (ECG…

    C 1

  2. ASCON128-Authenticated-Encryption-Implementation- ASCON128-Authenticated-Encryption-Implementation- Public

    Implementation of the ASCON-128 authenticated encryption algorithm (AEAD) in SystemVerilog for digital systems design

    SystemVerilog

  3. Advanced-Analog-Design Advanced-Analog-Design Public

    This repository contains coursework on the characterization of NMOS transistors and the design of a common-source amplifier. The work was carried out using Cadence Virtuoso for schematic design, si…

  4. DVWA-Damn-Vulnerable-Web-Application DVWA-Damn-Vulnerable-Web-Application Public

    This repository contains a complete penetration testing report conducted on DVWA (Damn Vulnerable Web Application) as part of the course Web Network Security at École des Mines de Saint-Étienne.

  5. aes-rtl-validation aes-rtl-validation Public

    AES-128 co-simulation between SystemVerilog, C DPI, and Python for hardware verification.

    Verilog