Skip to content
Verify

Stable AXI-IP, working in xsim, verilator and FPGA #361

Sign in to view logs

Stable AXI-IP, working in xsim, verilator and FPGA

Stable AXI-IP, working in xsim, verilator and FPGA #361

Run time

Learn about OS pricing on GitHub Actions
Job Run time
verify-with-verilator
1m 9s
1m 9s